Home
last modified time | relevance | path

Searched refs:OutputRate (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_dcn4_calcs.c4277 enum dml2_core_internal_output_type_rate *OutputRate, in CalculateOutputLink()
4287 *OutputRate = dml2_core_internal_output_rate_unknown; in CalculateOutputLink()
4341 *OutputRate = dml2_core_internal_output_rate_dp_rate_uhbr10; in CalculateOutputLink()
4355 *OutputRate = dml2_core_internal_output_rate_dp_rate_uhbr13p5; in CalculateOutputLink()
4368 *OutputRate = dml2_core_internal_output_rate_dp_rate_uhbr20; in CalculateOutputLink()
4386 *OutputRate = dml2_core_internal_output_rate_dp_rate_hbr; in CalculateOutputLink()
4403 *OutputRate = dml2_core_internal_output_rate_dp_rate_hbr2; in CalculateOutputLink()
4420 *OutputRate = dml2_core_internal_output_rate_dp_rate_hbr3; in CalculateOutputLink()
4438 *OutputRate = dml2_core_internal_output_rate_hdmi_rate_3x3; in CalculateOutputLink()
4444 *OutputRate in CalculateOutputLink()
4223 CalculateOutputLink(struct dml2_core_internal_scratch * s,double PHYCLK,double PHYCLKD18,double PHYCLKD32,double Downspreading,enum dml2_output_encoder_class Output,enum dml2_output_format_class OutputFormat,unsigned int HTotal,unsigned int HActive,double PixelClockBackEnd,double ForcedOutputLinkBPP,unsigned int DSCInputBitPerComponent,unsigned int NumberOfDSCSlices,double AudioSampleRate,unsigned int AudioSampleLayout,enum dml2_odm_mode ODMModeNoDSC,enum dml2_odm_mode ODMModeDSC,enum dml2_dsc_enable_option DSCEnable,unsigned int OutputLinkDPLanes,enum dml2_output_link_dp_rate OutputLinkDPRate,bool * RequiresDSC,bool * RequiresFEC,double * OutBpp,enum dml2_core_internal_output_type * OutputType,enum dml2_core_internal_output_type_rate * OutputRate,unsigned int * RequiredSlots) CalculateOutputLink() argument
[all...]
H A Ddml2_core_shared_types.h300 enum dml2_core_internal_output_type_rate OutputRate[DML2_MAX_PLANES];
538 enum dml2_core_internal_output_type_rate OutputRate[DML2_MAX_PLANES];
299 enum dml2_core_internal_output_type_rate OutputRate[DML2_MAX_PLANES]; global() member
537 enum dml2_core_internal_output_type_rate OutputRate[DML2_MAX_PLANES]; global() member
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_util_32.h276 enum dm_output_rate *OutputRate,
H A Ddisplay_mode_vba_32.c3744 mode_lib->vba.OutputRate[k] = mode_lib->vba.OutputRatePerState[mode_lib->vba.VoltageLevel][k]; in dml32_ModeSupportAndSystemConfigurationFull()
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_vba.h455 enum dm_output_rate OutputRate[DC__NUM_DPP__MAX]; member
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddisplay_mode_core.c103 enum dml_output_type_and_rate__rate *OutputRate,
5417 enum dml_output_type_and_rate__rate *OutputRate, in CalculateOutputLink()
5427 *OutputRate = dml_output_rate_unknown; in CalculateOutputLink()
5469 *OutputRate = dml_output_rate_dp_rate_uhbr10; in CalculateOutputLink()
5483 *OutputRate = dml_output_rate_dp_rate_uhbr13p5; in CalculateOutputLink()
5496 *OutputRate = dml_output_rate_dp_rate_uhbr20; in CalculateOutputLink()
5514 *OutputRate = dml_output_rate_dp_rate_hbr; in CalculateOutputLink()
5531 *OutputRate = dml_output_rate_dp_rate_hbr2; in CalculateODMMode()
5548 *OutputRate = dml_output_rate_dp_rate_hbr3; in CalculateODMMode()
5566 *OutputRate in CalculateODMMode()
5358 CalculateOutputLink(dml_float_t PHYCLKPerState,dml_float_t PHYCLKD18PerState,dml_float_t PHYCLKD32PerState,dml_float_t Downspreading,dml_bool_t IsMainSurfaceUsingTheIndicatedTiming,enum dml_output_encoder_class Output,enum dml_output_format_class OutputFormat,dml_uint_t HTotal,dml_uint_t HActive,dml_float_t PixelClockBackEnd,dml_float_t ForcedOutputLinkBPP,dml_uint_t DSCInputBitPerComponent,dml_uint_t NumberOfDSCSlices,dml_float_t AudioSampleRate,dml_uint_t AudioSampleLayout,enum dml_odm_mode ODMModeNoDSC,enum dml_odm_mode ODMModeDSC,enum dml_dsc_enable DSCEnable,dml_uint_t OutputLinkDPLanes,enum dml_output_link_dp_rate OutputLinkDPRate,dml_bool_t * RequiresDSC,dml_bool_t * RequiresFEC,dml_float_t * OutBpp,enum dml_output_type_and_rate__type * OutputType,enum dml_output_type_and_rate__rate * OutputRate,dml_uint_t * RequiredSlots) CalculateOutputLink() argument
[all...]
H A Ddisplay_mode_core_structs.h800 enum dml_output_type_and_rate__rate OutputRate[__DML_NUM_PLANES__]; member