Home
last modified time | relevance | path

Searched refs:MT_WFDMA0 (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/net/wireless/mediatek/mt76/
H A Dmt792x_regs.h263 #define MT_WFDMA0(ofs) (MT_WFDMA0_BASE + (ofs)) macro
265 #define MT_WFDMA0_RST MT_WFDMA0(0x100)
269 #define MT_WFDMA0_BUSY_ENA MT_WFDMA0(0x13c)
274 #define MT_MCU_CMD MT_WFDMA0(0x1f0)
283 #define MT_MCU2HOST_SW_INT_ENA MT_WFDMA0(0x1f4)
285 #define MT_WFDMA0_HOST_INT_STA MT_WFDMA0(0x200)
292 #define MT_WFDMA0_GLO_CFG MT_WFDMA0(0x208)
333 #define MT_WFDMA0_RST_DTX_PTR MT_WFDMA0(0x20c)
334 #define MT_WFDMA0_WPDMA_PAUSE_RXQ_TH10 MT_WFDMA0(0x260)
335 #define MT_WFDMA0_WPDMA_PAUSE_RXQ_TH32 MT_WFDMA0(0x264)
[all …]
/linux/drivers/net/wireless/mediatek/mt76/mt7996/
H A Dregs.h428 #define MT_WFDMA0(ofs) (MT_WFDMA0_BASE + (ofs)) macro
430 #define MT_WFDMA0_RST MT_WFDMA0(0x100)
434 #define MT_WFDMA0_BUSY_ENA MT_WFDMA0(0x13c)
439 #define MT_WFDMA0_RX_INT_PCIE_SEL MT_WFDMA0(0x154)
445 #define MT_WFDMA0_MCU_HOST_INT_ENA MT_WFDMA0(0x1f4)
447 #define MT_WFDMA0_GLO_CFG MT_WFDMA0(0x208)
455 #define MT_WFDMA0_PAUSE_RX_Q_45_TH MT_WFDMA0(0x268)
456 #define MT_WFDMA0_PAUSE_RX_Q_67_TH MT_WFDMA0(0x26c)
457 #define MT_WFDMA0_PAUSE_RX_Q_89_TH MT_WFDMA0(0x270)
458 #define MT_WFDMA0_PAUSE_RX_Q_RRO_TH MT_WFDMA0(0x27c)
[all …]
H A Dmmio.c496 hif1_ofs = dev->hif2 ? MT_WFDMA0_PCIE1(0) - MT_WFDMA0(0) : 0; in mt7996_mmio_wed_init()
H A Dinit.c705 hif1_ofs = MT_WFDMA0_PCIE1(0) - MT_WFDMA0(0); in mt7996_register_phy()
/linux/drivers/net/wireless/mediatek/mt76/mt7925/
H A Dregs.h31 #define MT_WFDMA0_HOST_INT_ENA MT_WFDMA0(0x204)
32 #define MT_WFDMA0_HOST_INT_DIS MT_WFDMA0(0x22c)
79 #define MT_RX_DATA_RING_BASE MT_WFDMA0(0x500)
/linux/drivers/net/wireless/mediatek/mt76/mt7921/
H A Dregs.h31 #define MT_WFDMA0_HOST_INT_ENA MT_WFDMA0(0x204)
61 #define MT_RX_DATA_RING_BASE MT_WFDMA0(0x520)
H A Dpci.c236 MT_RX_BUF_SIZE, MT_WFDMA0(0x540)); in mt7921_dma_init()
/linux/drivers/net/wireless/mediatek/mt76/mt7915/
H A Dregs.h582 #define MT_WFDMA0(ofs) (MT_WFDMA0_BASE + (ofs)) macro
584 #define MT_WFDMA0_RST MT_WFDMA0(0x100)
588 #define MT_WFDMA0_BUSY_ENA MT_WFDMA0(0x13c)
593 #define MT_WFDMA0_MCU_HOST_INT_ENA MT_WFDMA0(0x1f4)
595 #define MT_WFDMA0_GLO_CFG MT_WFDMA0(0x208)
602 #define MT_WFDMA0_RST_DTX_PTR MT_WFDMA0(0x20c)
604 #define MT_WFDMA0_EXT0_CFG MT_WFDMA0(0x2b0)
607 #define MT_WFDMA0_PRI_DLY_INT_CFG0 MT_WFDMA0(0x2f0)
608 #define MT_WFDMA0_PRI_DLY_INT_CFG1 MT_WFDMA0(0x2f4)
609 #define MT_WFDMA0_PRI_DLY_INT_CFG2 MT_WFDMA0(0x2f8)
[all …]