Home
last modified time | relevance | path

Searched refs:MC_SEQ_WR_CTL_D1_LP__DQS_DLY__SHIFT (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gmc/
H A Dgmc_6_0_sh_mask.h9581 #define MC_SEQ_WR_CTL_D1_LP__DQS_DLY__SHIFT 0x00000004 macro
H A Dgmc_7_1_sh_mask.h9022 #define MC_SEQ_WR_CTL_D1_LP__DQS_DLY__SHIFT 0x4 macro
H A Dgmc_8_1_sh_mask.h9934 #define MC_SEQ_WR_CTL_D1_LP__DQS_DLY__SHIFT 0x4 macro