Home
last modified time | relevance | path

Searched refs:IP0_15_12 (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/pinctrl/renesas/
H A Dpfc-r8a77970.c64 #define GPSR0_3 F_(DU_DR5, IP0_15_12)
166 #define IP0_15_12 FM(DU_DR5) FM(HTX0) F_(0, 0) FM(A3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0… macro
271 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
404 PINMUX_IPSR_GPSR(IP0_15_12, DU_DR5),
405 PINMUX_IPSR_GPSR(IP0_15_12, HTX0),
406 PINMUX_IPSR_GPSR(IP0_15_12, A3),
2236 IP0_15_12
H A Dpfc-r8a77980.c66 #define GPSR0_3 F_(DU_DR5, IP0_15_12)
200 #define IP0_15_12 FM(DU_DR5) FM(CTS4_N) FM(GETHER_RMII_RXD1) FM(A3) F_(0, 0) F_(0, 0) F_(0, 0) … macro
321 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
475 PINMUX_IPSR_GPSR(IP0_15_12, DU_DR5),
476 PINMUX_IPSR_GPSR(IP0_15_12, CTS4_N),
477 PINMUX_IPSR_GPSR(IP0_15_12, GETHER_RMII_RXD1),
478 PINMUX_IPSR_GPSR(IP0_15_12, A3),
2690 IP0_15_12
H A Dpfc-r8a77995.c49 #define GPSR0_5 F_(MSIOF2_RXD, IP0_15_12)
213 #define IP0_15_12 FM(MSIOF2_RXD) FM(SDA3_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, … macro
363 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
542 PINMUX_IPSR_GPSR(IP0_15_12, MSIOF2_RXD),
543 PINMUX_IPSR_MSEL(IP0_15_12, SDA3_A, SEL_I2C3_0),
2677 IP0_15_12
H A Dpfc-r8a7790.c827 PINMUX_IPSR_GPSR(IP0_15_12, D4),
828 PINMUX_IPSR_MSEL(IP0_15_12, SCIFB1_RXD_F, SEL_SCIFB1_5),
829 PINMUX_IPSR_MSEL(IP0_15_12, SCIFB0_RXD_C, SEL_SCIFB_2),
830 PINMUX_IPSR_MSEL(IP0_15_12, VI3_DATA4, SEL_VI3_0),
831 PINMUX_IPSR_MSEL(IP0_15_12, VI0_R0, SEL_VI0_0),
832 PINMUX_IPSR_MSEL(IP0_15_12, VI0_R0_B, SEL_VI0_1),
833 PINMUX_IPSR_MSEL(IP0_15_12, RX0_B, SEL_SCIF0_1),
H A Dpfc-r8a77990.c135 #define GPSR2_3 F_(QSPI0_IO2, IP0_15_12)
217 #define IP0_15_12 FM(QSPI0_IO2) FM(HTX4_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, … macro
389 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
564 PINMUX_IPSR_GPSR(IP0_15_12, QSPI0_IO2),
565 PINMUX_IPSR_GPSR(IP0_15_12, HTX4_A),
4793 IP0_15_12
H A Dpfc-r8a77965.c137 #define GPSR2_12 F_(AVB_LINK, IP0_15_12)
261 #define IP0_15_12 FM(AVB_LINK) F_(0, 0) FM(MSIOF2_SCK_C) FM(TX4_A) F_(0, 0) F_(0, 0) F_(0, 0) F… macro
452 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
663 PINMUX_IPSR_GPSR(IP0_15_12, AVB_LINK),
664 PINMUX_IPSR_MSEL(IP0_15_12, MSIOF2_SCK_C, SEL_MSIOF2_2),
665 PINMUX_IPSR_MSEL(IP0_15_12, TX4_A, SEL_SCIF4_0),
5547 IP0_15_12
H A Dpfc-r8a77951.c132 #define GPSR2_12 F_(AVB_LINK, IP0_15_12)
256 #define IP0_15_12 FM(AVB_LINK) F_(0, 0) FM(MSIOF2_SCK_C) FM(TX4_A) F_(0, 0) F_(0, 0) F_(0, 0) F… macro
447 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
657 PINMUX_IPSR_GPSR(IP0_15_12, AVB_LINK),
658 PINMUX_IPSR_MSEL(IP0_15_12, MSIOF2_SCK_C, SEL_MSIOF2_2),
659 PINMUX_IPSR_MSEL(IP0_15_12, TX4_A, SEL_SCIF4_0),
5351 IP0_15_12
H A Dpfc-r8a7796.c137 #define GPSR2_12 F_(AVB_LINK, IP0_15_12)
261 #define IP0_15_12 FM(AVB_LINK) F_(0, 0) FM(MSIOF2_SCK_C) FM(TX4_A) F_(0, 0) F_(0, 0) F_(0, 0) F… macro
452 FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
663 PINMUX_IPSR_GPSR(IP0_15_12, AVB_LINK),
664 PINMUX_IPSR_MSEL(IP0_15_12, MSIOF2_SCK_C, SEL_MSIOF2_2),
665 PINMUX_IPSR_MSEL(IP0_15_12, TX4_A, SEL_SCIF4_0),
5306 IP0_15_12
H A Dpfc-r8a77470.c562 PINMUX_IPSR_GPSR(IP0_15_12, SD0_DAT1),
563 PINMUX_IPSR_MSEL(IP0_15_12, SSI_SCK0129_B, SEL_SSI0_1),
564 PINMUX_IPSR_MSEL(IP0_15_12, TX4_E, SEL_SCIF4_4),