Home
last modified time | relevance | path

Searched refs:INT_MASK (Results 1 – 20 of 20) sorted by relevance

/linux/drivers/net/ethernet/smsc/
H A Dsmc9194.h139 #define INT_MASK 13 macro
215 mask = inb( ioaddr + INT_MASK );\
217 outb( mask, ioaddr + INT_MASK ); \
225 mask = inb( ioaddr + INT_MASK );\
227 outb( mask, ioaddr + INT_MASK ); \
/linux/drivers/input/touchscreen/
H A Drohm_bu21023.c111 #define INT_MASK 0x3d macro
347 error = i2c_smbus_write_byte_data(client, INT_MASK, in rohm_ts_manual_calibration()
508 error2 = i2c_smbus_write_byte_data(client, INT_MASK, INT_ALL); in rohm_ts_manual_calibration()
539 error = i2c_smbus_write_byte_data(client, INT_MASK, INT_ALL); in rohm_ts_soft_irq()
635 i2c_smbus_write_byte_data(client, INT_MASK, in rohm_ts_soft_irq()
659 error = i2c_smbus_write_byte_data(client, INT_MASK, in rohm_ts_load_firmware()
723 error2 = i2c_smbus_write_byte_data(client, INT_MASK, INT_ALL); in rohm_ts_load_firmware()
1003 error = i2c_smbus_write_byte_data(client, INT_MASK, in rohm_ts_device_init()
/linux/drivers/net/ethernet/marvell/
H A Dpxa168_eth.c58 #define INT_MASK 0x0458 macro
652 wrl(pep, INT_MASK, ALL_INTS); in eth_port_start()
670 wrl(pep, INT_MASK, 0); in eth_port_reset()
868 wrl(pep, INT_MASK, 0); in pxa168_eth_int_handler()
994 wrl(pep, INT_MASK, 0); in pxa168_init_hw()
1173 wrl(pep, INT_MASK, 0); in pxa168_eth_stop()
1244 wrl(pep, INT_MASK, ALL_INTS); in pxa168_rx_poll()
H A Dmv643xx_eth.c125 #define INT_MASK 0x0068 macro
2184 wrlp(mp, INT_MASK, 0); in mv643xx_eth_irq()
2301 wrlp(mp, INT_MASK, mp->int_mask); in mv643xx_eth_poll()
2472 wrlp(mp, INT_MASK, mp->int_mask); in mv643xx_eth_open()
2519 wrlp(mp, INT_MASK, 0x00000000); in mv643xx_eth_stop()
2520 rdlp(mp, INT_MASK); in mv643xx_eth_stop()
2610 wrlp(mp, INT_MASK, 0x00000000); in mv643xx_eth_netpoll()
2611 rdlp(mp, INT_MASK); in mv643xx_eth_netpoll()
2615 wrlp(mp, INT_MASK, mp->int_mask); in mv643xx_eth_netpoll()
3293 wrlp(mp, INT_MASK, 0); in mv643xx_eth_shutdown()
[all …]
/linux/drivers/pci/hotplug/
H A Dcpqphp_core.c1138 writel(0xFFFFFFFFL, ctrl->hpc_reg + INT_MASK); in cpqhpc_probe()
1162 writel(0x0L, ctrl->hpc_reg + INT_MASK); in cpqhpc_probe()
1267 writel(0xFFFFFFC0L | ~rc, ctrl->hpc_reg + INT_MASK); in unload_cpqphpd()
H A Dcpqphp.h145 INT_MASK = offsetof(struct ctrl_reg, int_mask), enumerator
H A Dcpqphp_ctrl.c1205 writel(0, ctrl->hpc_reg + INT_MASK); in set_controller_speed()
/linux/drivers/net/wireless/realtek/rtl818x/
H A Drtl818x.h85 __le16 INT_MASK; member
/linux/drivers/gpu/drm/amd/pm/swsmu/smu14/
H A Dsmu_v14_0.c825 val = REG_SET_FIELD(val, MP1_SMN_IH_SW_INT_CTRL, INT_MASK, 1); in smu_v14_0_set_irq_state()
829 val = REG_SET_FIELD(val, MP1_SMN_IH_SW_INT_CTRL, INT_MASK, 1); in smu_v14_0_set_irq_state()
863 val = REG_SET_FIELD(val, MP1_SMN_IH_SW_INT_CTRL, INT_MASK, 0); in smu_v14_0_set_irq_state()
872 val = REG_SET_FIELD(val, MP1_SMN_IH_SW_INT_CTRL, INT_MASK, 0); in smu_v14_0_set_irq_state()
/linux/drivers/net/ethernet/rdc/
H A Dr6040.c161 #define INT_MASK (RX_INTS | TX_INTS) macro
410 iowrite16(INT_MASK, ioaddr + MIER); in r6040_init_mac_regs()
/linux/drivers/mtd/nand/raw/
H A Dtegra_nand.c162 #define INT_MASK (IER_UND | IER_OVR | IER_CMD_DONE | IER_GIE) macro
1194 writel_relaxed(INT_MASK, ctrl->regs + IER); in tegra_nand_probe()
/linux/drivers/usb/typec/
H A Danx7411.c140 #define INT_MASK 0xB6 macro
831 ret |= anx7411_reg_write(ctx->spi_client, INT_MASK, 0); in anx7411_config()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Dsmu_v11_0.c1280 val = REG_SET_FIELD(val, MP1_SMN_IH_SW_INT_CTRL, INT_MASK, 1); in smu_v11_0_set_irq_state()
1313 val = REG_SET_FIELD(val, MP1_SMN_IH_SW_INT_CTRL, INT_MASK, 0); in smu_v11_0_set_irq_state()
/linux/drivers/staging/sm750fb/
H A Dddk750_reg.h273 #define INT_MASK 0x000028 macro
/linux/drivers/spi/
H A Dspi-rockchip.c128 #define INT_MASK 0x1f macro
/linux/drivers/gpu/drm/radeon/
H A Devergreend.h1284 #define INT_MASK 0x6b40 macro
/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0_6_ppt.c1881 val = REG_SET_FIELD(val, MP1_SMN_IH_SW_INT_CTRL, INT_MASK, 1); in smu_v13_0_6_set_irq_state()
1893 val = REG_SET_FIELD(val, MP1_SMN_IH_SW_INT_CTRL, INT_MASK, 0); in smu_v13_0_6_set_irq_state()
/linux/drivers/gpu/drm/amd/include/
H A Dsoc24_enum.h2175 typedef enum INT_MASK { enum
2178 } INT_MASK; typedef
H A Dnavi10_enum.h2075 typedef enum INT_MASK { enum
2078 } INT_MASK; typedef
H A Dsoc21_enum.h2077 typedef enum INT_MASK { enum
2080 } INT_MASK; typedef