Home
last modified time | relevance | path

Searched refs:HALT (Results 1 – 11 of 11) sorted by relevance

/linux/arch/arm/mach-clps711x/
H A Dboard-dt.c22 # define HALT (0x0800) macro
42 DEFINE_RES_MEM(CLPS711X_PHYS_BASE + HALT, SZ_128);
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvpe_v6_1.c80 f32_cntl = REG_SET_FIELD(f32_cntl, VPEC_F32_CNTL, HALT, halt ? 1 : 0); in vpe_v6_1_halt()
163 f32_cntl = REG_SET_FIELD(f32_cntl, VPEC_F32_CNTL, HALT, 0); in vpe_v6_1_load_microcode()
H A Dsdma_v7_1.c441 mcu_cntl = REG_SET_FIELD(mcu_cntl, SDMA0_SDMA_MCU_CNTL, HALT, enable ? 0 : 1); in sdma_v7_1_inst_enable()
576 temp = REG_SET_FIELD(temp, SDMA0_SDMA_MCU_CNTL, HALT, 0); in sdma_v7_1_gfx_resume_instance()
H A Dsdma_v6_0.c467 f32_cntl = REG_SET_FIELD(f32_cntl, SDMA0_F32_CNTL, HALT, enable ? 0 : 1); in sdma_v6_0_enable()
600 temp = REG_SET_FIELD(temp, SDMA0_F32_CNTL, HALT, 0); in sdma_v6_0_gfx_resume_instance()
H A Dsdma_v7_0.c459 mcu_cntl = REG_SET_FIELD(mcu_cntl, SDMA0_MCU_CNTL, HALT, enable ? 0 : 1); in sdma_v7_0_enable()
594 temp = REG_SET_FIELD(temp, SDMA0_MCU_CNTL, HALT, 0); in sdma_v7_0_gfx_resume_instance()
H A Dsdma_v4_0.c1057 f32_cntl = REG_SET_FIELD(f32_cntl, SDMA0_F32_CNTL, HALT, enable ? 0 : 1); in sdma_v4_0_enable()
1420 temp = REG_SET_FIELD(temp, SDMA0_F32_CNTL, HALT, 0); in sdma_v4_0_start()
/linux/arch/mips/dec/
H A Dint-handler.S236 FEXPORT(cpu_all_int) # HALT, timers, software junk
/linux/arch/arc/kernel/
H A Dentry-compact.S358 ; If this does happen we simply HALT as it means a BUG !!!
/linux/Documentation/arch/s390/
H A Dvfio-ccw.rst261 Currently, CLEAR SUBCHANNEL and HALT SUBCHANNEL use this region.
423 START SUBCHANNEL, and to issue HALT SUBCHANNEL, CLEAR SUBCHANNEL,
H A Dcds.rst164 ccw_device_halt() function. Some devices require to initially issue a HALT
/linux/drivers/dma/
H A Dhisi_dma.c106 HALT, enumerator