Home
last modified time | relevance | path

Searched refs:DSCInputBitPerComponent (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_util_32.h261 unsigned int DSCInputBitPerComponent,
300 unsigned int DSCInputBitPerComponent,
322 unsigned int DSCInputBitPerComponent,
H A Ddisplay_mode_vba_32.c369 mode_lib->vba.ODMCombineEnabled[k], mode_lib->vba.DSCInputBitPerComponent[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2104 mode_lib->vba.DSCInputBitPerComponent[k], in dml32_ModeSupportAndSystemConfigurationFull()
2309 if (!(mode_lib->vba.DSCInputBitPerComponent[k] == 12.0 in dml32_ModeSupportAndSystemConfigurationFull()
2310 || mode_lib->vba.DSCInputBitPerComponent[k] == 10.0 in dml32_ModeSupportAndSystemConfigurationFull()
2311 || mode_lib->vba.DSCInputBitPerComponent[k] == 8.0) in dml32_ModeSupportAndSystemConfigurationFull()
2312 || mode_lib->vba.DSCInputBitPerComponent[k] > mode_lib->vba.MaximumDSCBitsPerComponent) { in dml32_ModeSupportAndSystemConfigurationFull()
2539 mode_lib->vba.DSCInputBitPerComponent[k], in dml32_ModeSupportAndSystemConfigurationFull()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddisplay_mode_core.c88 dml_uint_t DSCInputBitPerComponent,
386 dml_uint_t DSCInputBitPerComponent,
739 dml_uint_t DSCInputBitPerComponent,
2729 dml_uint_t DSCInputBitPerComponent, in TruncToValidBPP()
2768 MaxDSCBPP = 1.5 * DSCInputBitPerComponent - 1.0 / 16; in TruncToValidBPP()
2776 MaxDSCBPP = 3 * DSCInputBitPerComponent - 1.0 / 16; in TruncToValidBPP()
2794 MaxDSCBPP = 2 * DSCInputBitPerComponent - 1.0 / 16.0; in TruncToValidBPP()
2797 MaxDSCBPP = 3 * DSCInputBitPerComponent - 1.0 / 16.0; in TruncToValidBPP()
5402 dml_uint_t DSCInputBitPerComponent, in CalculateOutputLink()
5434 OutputFormat, DSCInputBitPerComponent, NumberOfDSCSlice in CalculateOutputLink()
2727 TruncToValidBPP(dml_float_t LinkBitRate,dml_uint_t Lanes,dml_uint_t HTotal,dml_uint_t HActive,dml_float_t PixelClock,dml_float_t DesiredBPP,dml_bool_t DSCEnable,enum dml_output_encoder_class Output,enum dml_output_format_class Format,dml_uint_t DSCInputBitPerComponent,dml_uint_t DSCSlices,dml_uint_t AudioRate,dml_uint_t AudioLayout,enum dml_odm_mode ODMModeNoDSC,enum dml_odm_mode ODMModeDSC,dml_uint_t * RequiredSlots) TruncToValidBPP() argument
5370 CalculateOutputLink(dml_float_t PHYCLKPerState,dml_float_t PHYCLKD18PerState,dml_float_t PHYCLKD32PerState,dml_float_t Downspreading,dml_bool_t IsMainSurfaceUsingTheIndicatedTiming,enum dml_output_encoder_class Output,enum dml_output_format_class OutputFormat,dml_uint_t HTotal,dml_uint_t HActive,dml_float_t PixelClockBackEnd,dml_float_t ForcedOutputLinkBPP,dml_uint_t DSCInputBitPerComponent,dml_uint_t NumberOfDSCSlices,dml_float_t AudioSampleRate,dml_uint_t AudioSampleLayout,enum dml_odm_mode ODMModeNoDSC,enum dml_odm_mode ODMModeDSC,enum dml_dsc_enable DSCEnable,dml_uint_t OutputLinkDPLanes,enum dml_output_link_dp_rate OutputLinkDPRate,dml_bool_t * RequiresDSC,dml_bool_t * RequiresFEC,dml_float_t * OutBpp,enum dml_output_type_and_rate__type * OutputType,enum dml_output_type_and_rate__rate * OutputRate,dml_uint_t * RequiredSlots) CalculateOutputLink() argument
5890 DSCDelayRequirement(dml_bool_t DSCEnabled,enum dml_odm_mode ODMMode,dml_uint_t DSCInputBitPerComponent,dml_float_t OutputBpp,dml_uint_t HActive,dml_uint_t HTotal,dml_uint_t NumberOfDSCSlices,enum dml_output_format_class OutputFormat,enum dml_output_encoder_class Output,dml_float_t PixelClock,dml_float_t PixelClockBackEnd) DSCDelayRequirement() argument
[all...]
H A Ddml2_utils.c118 dml_output_array->DSCInputBitPerComponent[dst_index] = dml_output_array->DSCInputBitPerComponent[src_index]; in dml2_util_copy_dml_output()
H A Ddisplay_mode_core_structs.h620 dml_uint_t DSCInputBitPerComponent[__DML_NUM_PLANES__]; member
H A Ddml2_translation_helper.c793 out->DSCInputBitPerComponent[location] = 12; // As per code in dcn20_resource.c in populate_dml_output_cfg_from_stream_state()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_dcn4_calcs.c1278 unsigned int DSCInputBitPerComponent, in TruncToValidBPP()
1288 (void)DSCInputBitPerComponent; in TruncToValidBPP()
4262 unsigned int DSCInputBitPerComponent, in CalculateOutputLink()
4307 OutputFormat, DSCInputBitPerComponent, NumberOfDSCSlices, (unsigned int)AudioSampleRate, AudioSampleLayout, ODMModeNoDSC, ODMModeDSC, &dummy); in CalculateOutputLink()
4332 OutputFormat, DSCInputBitPerComponent, NumberOfDSCSlices, (unsigned int)AudioSampleRate, AudioSampleLayout, ODMModeNoDSC, ODMModeDSC, RequiredSlots); in CalculateOutputLink()
4337 OutputFormat, DSCInputBitPerComponent, NumberOfDSCSlices, (unsigned int)AudioSampleRate, AudioSampleLayout, ODMModeNoDSC, ODMModeDSC, RequiredSlots); in CalculateOutputLink()
4345 OutputFormat, DSCInputBitPerComponent, NumberOfDSCSlices, (unsigned int)AudioSampleRate, AudioSampleLayout, ODMModeNoDSC, ODMModeDSC, RequiredSlots); in CalculateOutputLink()
4351 OutputFormat, DSCInputBitPerComponent, NumberOfDSCSlices, (unsigned int)AudioSampleRate, AudioSampleLayout, ODMModeNoDSC, ODMModeDSC, RequiredSlots); in CalculateOutputLink()
4359 OutputFormat, DSCInputBitPerComponent, NumberOfDSCSlices, (unsigned int)AudioSampleRate, AudioSampleLayout, ODMModeNoDSC, ODMModeDSC, RequiredSlots); in CalculateOutputLink()
4364 OutputFormat, DSCInputBitPerComponent, NumberOfDSCSlice in CalculateOutputLink()
1277 TruncToValidBPP(struct dml2_core_shared_TruncToValidBPP_locals * l,double LinkBitRate,unsigned int Lanes,unsigned int HTotal,unsigned int HActive,double PixelClock,double DesiredBPP,bool DSCEnable,enum dml2_output_encoder_class Output,enum dml2_output_format_class Format,unsigned int DSCInputBitPerComponent,unsigned int DSCSlices,unsigned int AudioRate,unsigned int AudioLayout,enum dml2_odm_mode ODMModeNoDSC,enum dml2_odm_mode ODMModeDSC,unsigned int * RequiredSlots) TruncToValidBPP() argument
4235 CalculateOutputLink(struct dml2_core_internal_scratch * s,double PHYCLK,double PHYCLKD18,double PHYCLKD32,double Downspreading,enum dml2_output_encoder_class Output,enum dml2_output_format_class OutputFormat,unsigned int HTotal,unsigned int HActive,double PixelClockBackEnd,double ForcedOutputLinkBPP,unsigned int DSCInputBitPerComponent,unsigned int NumberOfDSCSlices,double AudioSampleRate,unsigned int AudioSampleLayout,enum dml2_odm_mode ODMModeNoDSC,enum dml2_odm_mode ODMModeDSC,enum dml2_dsc_enable_option DSCEnable,unsigned int OutputLinkDPLanes,enum dml2_output_link_dp_rate OutputLinkDPRate,bool * RequiresDSC,bool * RequiresFEC,double * OutBpp,enum dml2_core_internal_output_type * OutputType,enum dml2_core_internal_output_type_rate * OutputRate,unsigned int * RequiredSlots) CalculateOutputLink() argument
4512 DSCDelayRequirement(bool DSCEnabled,enum dml2_odm_mode ODMMode,unsigned int DSCInputBitPerComponent,double OutputBpp,unsigned int HActive,unsigned int HTotal,unsigned int NumberOfDSCSlices,enum dml2_output_format_class OutputFormat,enum dml2_output_encoder_class Output,double PixelClock,double PixelClockBackEnd) DSCDelayRequirement() argument
[all...]
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_vba.c652 mode_lib->vba.DSCInputBitPerComponent[mode_lib->vba.NumberOfActivePlanes] = in fetch_pipe_params()
655 mode_lib->vba.DSCInputBitPerComponent[mode_lib->vba.NumberOfActivePlanes] = in fetch_pipe_params()
H A Ddisplay_mode_vba.h509 unsigned int DSCInputBitPerComponent[DC__NUM_DPP__MAX]; member