Home
last modified time | relevance | path

Searched refs:DP_LINK_STATUS_SIZE (Results 1 – 9 of 9) sorted by relevance

/linux/include/drm/display/
H A Ddrm_dp_helper.h36 bool drm_dp_channel_eq_ok(const u8 link_status[DP_LINK_STATUS_SIZE],
38 bool drm_dp_clock_recovery_ok(const u8 link_status[DP_LINK_STATUS_SIZE],
40 bool drm_dp_post_lt_adj_req_in_progress(const u8 link_status[DP_LINK_STATUS_SIZE]);
41 u8 drm_dp_get_adjust_request_voltage(const u8 link_status[DP_LINK_STATUS_SIZE],
43 u8 drm_dp_get_adjust_request_pre_emphasis(const u8 link_status[DP_LINK_STATUS_SIZE],
45 u8 drm_dp_get_adjust_tx_ffe_preset(const u8 link_status[DP_LINK_STATUS_SIZE],
62 bool drm_dp_128b132b_lane_channel_eq_done(const u8 link_status[DP_LINK_STATUS_SIZE],
64 bool drm_dp_128b132b_lane_symbol_locked(const u8 link_status[DP_LINK_STATUS_SIZE],
66 bool drm_dp_128b132b_eq_interlane_align_done(const u8 link_status[DP_LINK_STATUS_SIZE]);
67 bool drm_dp_128b132b_cds_interlane_align_done(const u8 link_status[DP_LINK_STATUS_SIZE]);
[all …]
H A Ddrm_dp.h1688 #define DP_LINK_STATUS_SIZE 6 macro
/linux/drivers/gpu/drm/hisilicon/hibmc/dp/
H A Ddp_link.c139 u8 lane_status[DP_LINK_STATUS_SIZE]) in hibmc_dp_link_get_adjust_train() argument
200 u8 lane_status[DP_LINK_STATUS_SIZE] = {0}; in hibmc_dp_link_training_cr()
257 u8 lane_status[DP_LINK_STATUS_SIZE] = {0}; in hibmc_dp_link_training_channel_eq()
/linux/drivers/gpu/drm/gma500/
H A Dcdv_intel_dp.c269 uint8_t link_status[DP_LINK_STATUS_SIZE];
1234 DP_LINK_STATUS_SIZE); in cdv_intel_dp_get_link_status()
1238 cdv_intel_dp_link_status(uint8_t link_status[DP_LINK_STATUS_SIZE], in cdv_intel_dp_link_status() argument
1245 cdv_intel_get_adjust_request_voltage(uint8_t link_status[DP_LINK_STATUS_SIZE], in cdv_intel_get_adjust_request_voltage() argument
1258 cdv_intel_get_adjust_request_pre_emphasis(uint8_t link_status[DP_LINK_STATUS_SIZE], in cdv_intel_get_adjust_request_pre_emphasis() argument
1302 cdv_intel_get_lane_status(uint8_t link_status[DP_LINK_STATUS_SIZE], in cdv_intel_get_lane_status() argument
1314 cdv_intel_clock_recovery_ok(uint8_t link_status[DP_LINK_STATUS_SIZE], int lane_count) in cdv_intel_clock_recovery_ok() argument
/linux/drivers/gpu/drm/xlnx/
H A Dzynqmp_dp.c695 u8 link_status[DP_LINK_STATUS_SIZE]) in zynqmp_dp_adjust_train() argument
763 u8 link_status[DP_LINK_STATUS_SIZE]; in zynqmp_dp_link_train_cr()
829 u8 link_status[DP_LINK_STATUS_SIZE]; in zynqmp_dp_link_train_ce()
2338 u8 status[DP_LINK_STATUS_SIZE + 2]; in zynqmp_dp_hpd_irq_work_func()
2346 DP_LINK_STATUS_SIZE + 2); in zynqmp_dp_hpd_irq_work_func()
/linux/drivers/gpu/drm/bridge/synopsys/
H A Ddw-dp.c738 u8 status[DP_LINK_STATUS_SIZE]) in dw_dp_link_get_adjustments() argument
781 u8 status[DP_LINK_STATUS_SIZE]; in dw_dp_link_clock_recovery()
828 u8 status[DP_LINK_STATUS_SIZE], pattern; in dw_dp_link_channel_equalization()
960 u8 status[DP_LINK_STATUS_SIZE]; in dw_dp_link_train_fast()
1602 u8 link_status[DP_LINK_STATUS_SIZE]; in dw_dp_needs_link_retrain()
/linux/drivers/gpu/drm/msm/dp/
H A Ddp_link.c48 u8 link_status[DP_LINK_STATUS_SIZE];
941 static u8 get_link_status(const u8 link_status[DP_LINK_STATUS_SIZE], int r) in get_link_status() argument
/linux/drivers/gpu/drm/i915/display/
H A Dintel_dp.c5525 u8 link_status[DP_LINK_STATUS_SIZE]) in intel_dp_link_ok() argument
5657 intel_dp_read_link_status(struct intel_dp *intel_dp, u8 link_status[DP_LINK_STATUS_SIZE]) in intel_dp_read_link_status() argument
5661 memset(link_status, 0, DP_LINK_STATUS_SIZE); in intel_dp_read_link_status()
5665 link_status, DP_LINK_STATUS_SIZE - 2); in intel_dp_read_link_status()
5683 u8 link_status[DP_LINK_STATUS_SIZE]; in intel_dp_needs_link_retrain()
/linux/drivers/gpu/drm/bridge/
H A Dtc358767.c1094 u8 tmp[DP_LINK_STATUS_SIZE]; in tc_main_link_enable()