Home
last modified time | relevance | path

Searched refs:DP_DSC_RECEIVER_CAP_SIZE (Results 1 – 4 of 4) sorted by relevance

/linux/include/drm/display/
H A Ddrm_dp_helper.h210 u8 drm_dp_dsc_sink_bpp_incr(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE]);
212 u32 drm_dp_dsc_sink_slice_count_mask(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE],
214 u8 drm_dp_dsc_sink_max_slice_count(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE],
216 u8 drm_dp_dsc_sink_line_buf_depth(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE]);
217 int drm_dp_dsc_sink_supported_input_bpcs(const u8 dsc_dpc[DP_DSC_RECEIVER_CAP_SIZE],
219 int drm_dp_dsc_sink_max_slice_throughput(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE],
226 drm_dp_sink_supports_dsc(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE]) in drm_dp_sink_supports_dsc() argument
233 drm_edp_dsc_sink_output_bpp(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE]) in drm_edp_dsc_sink_output_bpp() argument
241 drm_dp_dsc_sink_max_slice_width(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE]) in drm_dp_dsc_sink_max_slice_width() argument
256 drm_dp_dsc_sink_supports_format(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE], u8 output_format) in drm_dp_dsc_sink_supports_format() argument
/linux/drivers/gpu/drm/display/
H A Ddrm_dp_helper.c2688 u8 drm_dp_dsc_sink_bpp_incr(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE]) in drm_dp_dsc_sink_bpp_incr() argument
2735 u32 drm_dp_dsc_sink_slice_count_mask(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE], in drm_dp_dsc_sink_slice_count_mask() argument
2790 u8 drm_dp_dsc_sink_max_slice_count(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE], in drm_dp_dsc_sink_max_slice_count() argument
2812 u8 drm_dp_dsc_sink_line_buf_depth(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE]) in drm_dp_dsc_sink_line_buf_depth() argument
2858 int drm_dp_dsc_sink_supported_input_bpcs(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE], in drm_dp_dsc_sink_supported_input_bpcs() argument
2916 int drm_dp_dsc_sink_max_slice_throughput(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE], in drm_dp_dsc_sink_max_slice_throughput() argument
/linux/drivers/gpu/drm/i915/display/
H A Dintel_display_types.h561 u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE];
H A Dintel_dp.c1829 static int intel_dp_sink_dsc_version_minor(const u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE]) in intel_dp_sink_dsc_version_minor() argument
4495 u8 dsc_dpcd[DP_DSC_RECEIVER_CAP_SIZE]) in intel_dp_read_dsc_dpcd() argument
4500 DP_DSC_RECEIVER_CAP_SIZE); in intel_dp_read_dsc_dpcd()
4509 DP_DSC_RECEIVER_CAP_SIZE, in intel_dp_read_dsc_dpcd()