Home
last modified time | relevance | path

Searched refs:DPPCycles (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_shared_types.h1393 unsigned int DPPCycles;
1392 unsigned int DPPCycles; global() member
H A Ddml2_core_dcn4_calcs.c5154 s->DPPCycles = 0; in CalculatePrefetchSchedule()
5278 s->DPPCycles = (unsigned int)(p->DPPCLKDelaySubtotalPlusCNVCFormater + p->DPPCLKDelaySCL); in CalculatePrefetchSchedule()
5280 s->DPPCycles = (unsigned int)(p->DPPCLKDelaySubtotalPlusCNVCFormater + p->DPPCLKDelaySCLLBOnly); in CalculatePrefetchSchedule()
5282 s->DPPCycles = (unsigned int)(s->DPPCycles + p->myPipe->NumberOfCursors * p->DPPCLKDelayCNVCCursor); in CalculatePrefetchSchedule()
5289 *p->DSTXAfterScaler = (unsigned int)math_round(s->DPPCycles * p->myPipe->PixelClock / p->myPipe->Dppclk + s->DISPCLKCycles * p->myPipe->PixelClock / p->myPipe->Dispclk + p->DSCDelay); in CalculatePrefetchSchedule()
5296 DML_LOG_VERBOSE("DML::%s: DPPCycles = %u\n", __func__, s->DPPCycles); in CalculatePrefetchSchedule()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddisplay_mode_core_structs.h1835 dml_uint_t DPPCycles; member
H A Ddisplay_mode_core.c1005 s->DPPCycles = 0; in CalculatePrefetchSchedule()
1113 s->DPPCycles = (dml_uint_t)(p->DPPCLKDelaySubtotalPlusCNVCFormater + p->DPPCLKDelaySCL); in CalculatePrefetchSchedule()
1115 s->DPPCycles = (dml_uint_t)(p->DPPCLKDelaySubtotalPlusCNVCFormater + p->DPPCLKDelaySCLLBOnly); in CalculatePrefetchSchedule()
1117 s->DPPCycles = (dml_uint_t)(s->DPPCycles + p->myPipe->NumberOfCursors * p->DPPCLKDelayCNVCCursor); in CalculatePrefetchSchedule()
1124 *p->DSTXAfterScaler = (dml_uint_t) dml_round(s->DPPCycles * p->myPipe->PixelClock / p->myPipe->Dppclk + s->DISPCLKCycles * p->myPipe->PixelClock / p->myPipe->Dispclk + p->DSCDelay, true); in CalculatePrefetchSchedule()
1130 dml_print("DML::%s: DPPCycles = %u\n", __func__, s->DPPCycles); in CalculatePrefetchSchedule()