Home
last modified time | relevance | path

Searched refs:DCFCLKState (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddcn30_fpu.c387 double dcfclk = context->bw_ctx.dml.vba.DCFCLKState[vlevel][maxMpcComb]; in dcn30_fpu_calculate_wm_and_dlg()
420 dcfclk = context->bw_ctx.dml.vba.DCFCLKState[vlevel][context->bw_ctx.dml.vba.maxMpcComb]; in dcn30_fpu_calculate_wm_and_dlg()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_32.c2993 mode_lib->vba.DCFCLKState[i][j] = mode_lib->vba.DCFCLKPerState[i]; in dml32_ModeSupportAndSystemConfigurationFull()
3110 mode_lib->vba.DCFCLKState); in dml32_ModeSupportAndSystemConfigurationFull()
3116 mode_lib->vba.HostVMEnable, mode_lib->vba.DCFCLKState[i][j], in dml32_ModeSupportAndSystemConfigurationFull()
3127 / mode_lib->vba.DCFCLKState[i][j] in dml32_ModeSupportAndSystemConfigurationFull()
3147 dml_min3(mode_lib->vba.ReturnBusWidth * mode_lib->vba.DCFCLKState[i][j] in dml32_ModeSupportAndSystemConfigurationFull()
3230 mode_lib->vba.DCFCLKState[i][j], mode_lib->vba.FabricClockPerState[i], in dml32_ModeSupportAndSystemConfigurationFull()
3240 mode_lib->vba.DCFCLKState[i][j], mode_lib->vba.TotalNumberOfActiveDPP[i][j], in dml32_ModeSupportAndSystemConfigurationFull()
3320 …(v->DRAMSpeedPerState[i] <= MEM_STROBE_FREQ_MHZ || v->DCFCLKState[i][j] <= DCFCLK_FREQ_EXTRA_PREFE… in dml32_ModeSupportAndSystemConfigurationFull()
3588 v->DCFCLKState[i][j], in dml32_ModeSupportAndSystemConfigurationFull()
3732 mode_lib->vba.DCFCLK = mode_lib->vba.DCFCLKState[mode_lib->vba.VoltageLevel][MaximumMPCCombine]; in dml32_ModeSupportAndSystemConfigurationFull()
H A Ddisplay_mode_vba_util_32.h644 double DCFCLKState[][2]);
H A Ddcn32_fpu.c479 …unsigned int dcfclk = context->bw_ctx.dml.vba.DCFCLKState[vlevel][context->bw_ctx.dml.vba.maxMpcCo… in dcn32_set_phantom_stream_timing()
2305 …double dcfclk_from_validation = context->bw_ctx.dml.vba.DCFCLKState[vlevel][context->bw_ctx.dml.vb… in dcn32_calculate_wm_and_dlg_fpu()
2394 …dcfclk_from_fw_based_mclk_switching = context->bw_ctx.dml.vba.DCFCLKState[vlevel][context->bw_ctx.… in dcn32_calculate_wm_and_dlg_fpu()
H A Ddisplay_mode_vba_util_32.c2978 double DCFCLKState[][2]) in dml32_UseMinimumDCFCLK()
3146 DCFCLKState[i][j] = dml_min(DCFCLKPerState[i], 1.05 * in dml32_UseMinimumDCFCLK()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_mode_vba_31.c2004 v->ReturnBusWidth * v->DCFCLKState[v->VoltageLevel][v->maxMpcComb],
5026 v->DCFCLKState[i][j] = v->DCFCLKPerState[i];
5036 v->ReturnBusWidth * v->DCFCLKState[i][j],
5058 …> (v->RoundTripPingLatencyCycles + __DML_ARB_TO_RET_DELAY__) / v->DCFCLKState[i][j] + ReorderingBy…
5077 v->ReturnBusWidth * v->DCFCLKState[i][j],
5131 v->ReturnBusWidth * v->DCFCLKState[i][j],
5142 v->DCFCLKState[i][j],
5347 v->DCFCLKState[i][j],
5533 v->DCFCLK = v->DCFCLKState[v->VoltageLevel][MaximumMPCCombine];
7180 …v->DCFCLKState[i][j] = dml_min(v->DCFCLKPerState[i], 1.05 * dml_max(DCFCLKRequiredForAverageBandwi…
H A Ddcn31_fpu.c489 double dcfclk = context->bw_ctx.dml.vba.DCFCLKState[vlevel][context->bw_ctx.dml.vba.maxMpcComb]; in dcn31_calculate_wm_and_dlg_fp()
/linux/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddisplay_mode_core_structs.h827 …dml_float_t DCFCLKState[2]; /// <brief recommended DCFCLK freq; calculated by DML. If UseMinimumRe… member
1325 dml_float_t *DCFCLKState; member
H A Ddisplay_mode_core.c4705 …p->DCFCLKState[j] = dml_min(p->DCFCLKPerState, 1.05 * dml_max(s->DCFCLKRequiredForAverageBandwidth… in UseMinimumDCFCLK()
6312 mode_lib->ms.DCFCLKState[j], in dml_prefetch_check()
6323 mode_lib->ms.DCFCLKState[j], in dml_prefetch_check()
6653 CalculateWatermarks_params->DCFCLK = mode_lib->ms.DCFCLKState[j]; in dml_prefetch_check()
7903 mode_lib->ms.DCFCLKState[j] = mode_lib->ms.state.dcfclk_mhz; in dml_core_mode_support()
8006 UseMinimumDCFCLK_params->DCFCLKState = mode_lib->ms.DCFCLKState; in dml_core_mode_support()
8015 …mode_lib->ms.cache_display_cfg.plane.HostVMEnable, mode_lib->ms.DCFCLKState[j], mode_lib->ms.state… in dml_core_mode_support()
8025 …(mode_lib->ms.soc.round_trip_ping_latency_dcfclk_cycles + 32) / mode_lib->ms.DCFCLKState[j] + s->R… in dml_core_mode_support()
8040 …h[j] = dml_min3(mode_lib->ms.soc.return_bus_width_bytes * mode_lib->ms.DCFCLKState[j] * mode_lib->… in dml_core_mode_support()
8238 mode_lib->ms.DCFCLK = mode_lib->ms.DCFCLKState[mode_lib->ms.support.MaximumMPCCombine]; in dml_core_mode_support()
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_vba.h600 double DCFCLKState[DC__VOLTAGE_STATES][2]; member