Home
last modified time | relevance | path

Searched refs:DCACHE_WAY_SIZE (Results 1 – 10 of 10) sorted by relevance

/linux/arch/xtensa/include/asm/
H A Dcache.h20 #define DCACHE_WAY_SIZE (XCHAL_DCACHE_SIZE/XCHAL_DCACHE_WAYS) macro
26 #if DCACHE_WAY_SIZE >= ICACHE_WAY_SIZE
27 # define CACHE_WAY_SIZE DCACHE_WAY_SIZE
H A Dshmparam.h19 #define SHMLBA ((PAGE_SIZE > DCACHE_WAY_SIZE)? PAGE_SIZE : DCACHE_WAY_SIZE)
H A Dcacheflush.h69 #if defined(CONFIG_MMU) && (DCACHE_WAY_SIZE > PAGE_SIZE)
95 ((DCACHE_WAY_SIZE > PAGE_SIZE) || defined(CONFIG_SMP))
156 #if defined(CONFIG_MMU) && (DCACHE_WAY_SIZE > PAGE_SIZE)
H A Dcachetype.h8 #define cpu_dcache_is_aliasing() (DCACHE_WAY_SIZE > PAGE_SIZE)
H A Dhighmem.h30 #if DCACHE_WAY_SIZE > PAGE_SIZE
/linux/Documentation/arch/xtensa/
H A Dmmu.rst86 | Cache aliasing | TLBTEMP_BASE_1 0xc8000000 DCACHE_WAY_SIZE
89 | Cache aliasing | TLBTEMP_BASE_2 DCACHE_WAY_SIZE
129 | Cache aliasing | TLBTEMP_BASE_1 0xa8000000 DCACHE_WAY_SIZE
132 | Cache aliasing | TLBTEMP_BASE_2 DCACHE_WAY_SIZE
173 | Cache aliasing | TLBTEMP_BASE_1 0x98000000 DCACHE_WAY_SIZE
176 | Cache aliasing | TLBTEMP_BASE_2 DCACHE_WAY_SIZE
/linux/arch/xtensa/mm/
H A Dcache.c58 #if (DCACHE_WAY_SIZE > PAGE_SIZE)
233 #if (DCACHE_WAY_SIZE > PAGE_SIZE) in update_mmu_cache_range()
271 #if (DCACHE_WAY_SIZE > PAGE_SIZE)
H A Dhighmem.c15 #if DCACHE_WAY_SIZE > PAGE_SIZE
H A Dmisc.S112 #if (DCACHE_WAY_SIZE > PAGE_SIZE)
218 #if (DCACHE_WAY_SIZE > PAGE_SIZE)
/linux/arch/xtensa/kernel/
H A Dentry.S1729 #if (DCACHE_WAY_SIZE > PAGE_SIZE)
1861 #if (DCACHE_WAY_SIZE > PAGE_SIZE) && XCHAL_DCACHE_IS_WRITEBACK