Home
last modified time | relevance | path

Searched refs:DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h3281 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT 0x00000004 macro
H A Dgfx_7_2_sh_mask.h3912 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT 0x4 macro
H A Dgfx_8_1_sh_mask.h5162 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT 0x4 macro
H A Dgfx_8_0_sh_mask.h4638 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT 0x4 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h4995 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT … macro
H A Dgc_9_1_sh_mask.h4467 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h4292 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h20385 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT … macro
H A Dgc_11_5_0_sh_mask.h5045 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT … macro
H A Dgc_11_0_0_sh_mask.h7918 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT … macro
H A Dgc_12_0_0_sh_mask.h25358 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h9275 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h9524 #define DB_DEBUG2__DTR_PREZ_STALLS_FOR_ETF_ROOM__SHIFT … macro