Searched refs:CLK_PWM0_DIV_INT (Results 1 – 1 of 1) sorted by relevance
72 #define CLK_PWM0_DIV_INT (CLK_PWM0_OFFSET + 0x04) macro1671 .div_int_reg = CLK_PWM0_DIV_INT,