Home
last modified time | relevance | path

Searched refs:tx_base (Results 1 – 22 of 22) sorted by relevance

/freebsd/sys/dev/sfxge/common/
H A Dsiena_sram.c45 uint32_t rx_base, tx_base; in siena_sram_init() local
51 tx_base = rx_base + (encp->enc_rxq_limit * in siena_sram_init()
55 EFX_POPULATE_OWORD_1(oword, FRF_AZ_SRM_TX_DC_BASE_ADR, tx_base); in siena_sram_init()
/freebsd/sys/dev/igc/
H A Digc_txrx.c96 status = txr->tx_base[cur].upper.fields.status; in igc_dump_rs()
109 if (txr->tx_base[i].upper.fields.status & in igc_dump_rs()
147 TXD = (struct igc_adv_tx_context_desc *) &txr->tx_base[pi->ipi_pidx]; in igc_tso_setup()
202 TXD = (struct igc_adv_tx_context_desc *) &txr->tx_base[pi->ipi_pidx]; in igc_tx_ctx_setup()
298 txd = (union igc_adv_tx_desc *)&txr->tx_base[i]; in igc_isc_txd_encap()
355 status = ((union igc_adv_tx_desc *)&txr->tx_base[cur])->wb.status; in igc_isc_txd_credits_update()
382 ((union igc_adv_tx_desc *)&txr->tx_base[cur])->wb.status; in igc_isc_txd_credits_update()
H A Dif_igc.h222 struct igc_tx_desc *tx_base; member
H A Dif_igc.c411 unsigned int *ptr = (unsigned int *)&txr->tx_base[j]; in igc_get_regs()
417 txr->tx_base[buf->eop].upper.fields.status & in igc_get_regs()
2039 txr->tx_base = (struct igc_tx_desc *)vaddrs[i*ntxqs]; in igc_if_tx_queues_alloc()
/freebsd/sys/dev/e1000/
H A Dem_txrx.c107 status = txr->tx_base[cur].upper.fields.status; in em_dump_rs()
120 if (txr->tx_base[i].upper.fields.status & in em_dump_rs()
151 TXD = (struct e1000_context_desc *)&txr->tx_base[cur]; in em_tso_setup()
277 TXD = (struct e1000_context_desc *)&txr->tx_base[cur]; in em_transmit_checksum_setup()
401 ctxd = &txr->tx_base[i]; in em_isc_txd_encap()
421 ctxd = &txr->tx_base[i]; in em_isc_txd_encap()
500 status = txr->tx_base[cur].upper.fields.status; in em_isc_txd_credits_update()
530 status = txr->tx_base[cur].upper.fields.status; in em_isc_txd_credits_update()
H A Digb_txrx.c107 TXD = (struct e1000_adv_tx_context_desc *)&txr->tx_base[pi->ipi_pidx]; in igb_tso_setup()
166 TXD = (struct e1000_adv_tx_context_desc *)&txr->tx_base[pi->ipi_pidx]; in igb_tx_ctx_setup()
270 txd = (union e1000_adv_tx_desc *)&txr->tx_base[i]; in igb_isc_txd_encap()
327 status = ((union e1000_adv_tx_desc *)&txr->tx_base[cur])->wb.status; in igb_isc_txd_credits_update()
354 &txr->tx_base[cur])->wb.status; in igb_isc_txd_credits_update()
H A Dif_em.h397 struct e1000_tx_desc *tx_base; member
H A Dif_em.c869 unsigned int *ptr = (unsigned int *)&txr->tx_base[j]; in em_get_regs()
876 txr->tx_base[buf->eop].upper.fields.status & in em_get_regs()
2942 txd = &txr->tx_base[txr->tx_cidx_processed]; in em_flush_tx_ring()
3531 txr->tx_base = (struct e1000_tx_desc *)vaddrs[i*ntxqs]; in em_if_tx_queues_alloc()
/freebsd/sys/dev/iavf/
H A Diavf_txrx_iflib.c107 return (((txr->tx_base[idx].cmd_type_offset_bsz >> IAVF_TXD_QW1_DTYPE_SHIFT) in iavf_is_tx_desc_done()
268 TXD = (struct iavf_tx_context_desc *) &txr->tx_base[idx]; in iavf_tso_setup()
367 txd = &txr->tx_base[i]; in iavf_isc_txd_encap()
433 bzero((void *)txr->tx_base, in iavf_init_tx_ring()
453 void *head = &txr->tx_base[scctx->isc_ntxd[0]]; in iavf_get_tx_head()
H A Diavf_iflib.h140 struct iavf_tx_desc *tx_base; member
H A Dif_iavf_iflib.c1003 txr->tx_base = (struct iavf_tx_desc *)vaddrs[i * ntxqs]; in iavf_if_tx_queues_alloc()
/freebsd/sys/dev/ixgbe/
H A Dix_txrx.c197 TXD = (struct ixgbe_adv_tx_context_desc *) &txr->tx_base[first]; in ixgbe_isc_txd_encap()
223 txd = &txr->tx_base[i]; in ixgbe_isc_txd_encap()
284 status = txr->tx_base[cur].wb.status; in ixgbe_isc_txd_credits_update()
311 status = txr->tx_base[cur].wb.status; in ixgbe_isc_txd_credits_update()
H A Dixgbe.h274 union ixgbe_adv_tx_desc *tx_base; member
H A Dif_ixv.c284 txr->tx_base = (union ixgbe_adv_tx_desc *)vaddrs[i*ntxqs]; in ixv_if_tx_queues_alloc()
H A Dif_ix.c522 txr->tx_base = (union ixgbe_adv_tx_desc *)vaddrs[i]; in ixgbe_if_tx_queues_alloc()
/freebsd/sys/dev/ice/
H A Dice_iflib_txrx.c163 txd = &txq->tx_base[i];
262 is_done = ice_is_tx_desc_done(&txq->tx_base[cur]); in ice_ift_rxd_available()
284 is_done = ice_is_tx_desc_done(&txq->tx_base[cur]); in ice_ift_rxd_pkt_get()
H A Dice_iflib.h149 struct ice_tx_desc *tx_base; member
H A Dice_common_txrx.h153 txd = (struct ice_tx_ctx_desc *)&txq->tx_base[idx]; in ice_tso_setup()
H A Dif_ice_iflib.c1119 txq->tx_base = (struct ice_tx_desc *)vaddrs[i]; in ice_if_tx_queues_alloc()
4148 txq->tx_base = (struct ice_tx_desc *)vaddrs[i]; in ice_subif_if_tx_queues_alloc()
/freebsd/sys/dev/ixl/
H A Dixl_txrx.c151 return (((txr->tx_base[idx].cmd_type_offset_bsz >> I40E_TXD_QW1_DTYPE_SHIFT) in ixl_is_tx_desc_done()
289 TXD = (struct i40e_tx_context_desc *) &txr->tx_base[idx]; in ixl_tso_setup()
380 txd = &txr->tx_base[i]; in ixl_isc_txd_encap()
440 bzero((void *)txr->tx_base, in ixl_init_tx_ring()
456 void *head = &txr->tx_base[scctx->isc_ntxd[0]]; in ixl_get_tx_head()
H A Dixl.h328 struct i40e_tx_desc *tx_base; member
H A Dif_ixl.c1258 txr->tx_base = (struct i40e_tx_desc *)vaddrs[i * ntxqs]; in ixl_if_tx_queues_alloc()