| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGenTypes/ |
| H A D | MachineValueType.h | 136 bool isFixedLengthVector() const { in isFixedLengthVector() function 143 return (isFixedLengthVector() && getFixedSizeInBits() == 16); in is16BitVector() 148 return (isFixedLengthVector() && getFixedSizeInBits() == 32); in is32BitVector() 153 return (isFixedLengthVector() && getFixedSizeInBits() == 64); in is64BitVector() 158 return (isFixedLengthVector() && getFixedSizeInBits() == 128); in is128BitVector() 163 return (isFixedLengthVector() && getFixedSizeInBits() == 256); in is256BitVector() 168 return (isFixedLengthVector() && getFixedSizeInBits() == 512); in is512BitVector() 173 return (isFixedLengthVector() && getFixedSizeInBits() == 1024); in is1024BitVector() 178 return (isFixedLengthVector() && getFixedSizeInBits() == 2048); in is2048BitVector()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 2188 if (VT.isFixedLengthVector() && !isTypeLegal(VT)) in shouldFoldSelectWithIdentityConstant() 2701 (VT.isFixedLengthVector() && VT.getVectorElementType() == MVT::i1); in mergeStoresAfterLegalization() 2749 assert(VT.isFixedLengthVector() && "Expected a fixed length vector type!"); in useRVVForFixedLengthVectorVT() 2826 assert(((VT.isFixedLengthVector() && TLI.isTypeLegal(VT)) || in getContainerForFixedLengthVector() 2873 assert(V.getValueType().isFixedLengthVector() && in convertToScalableVector() 2882 assert(VT.isFixedLengthVector() && in convertFromScalableVector() 2932 if (VecVT.isFixedLengthVector()) in getDefaultVLOps() 3123 if (DstVT.isFixedLengthVector()) { in lowerFP_TO_INT_SAT() 3174 if (DstVT.isFixedLengthVector()) in lowerFP_TO_INT_SAT() 3264 if (VT.isFixedLengthVector()) { in lowerVectorFTRUNC_FCEIL_FFLOOR_FROUND() [all …]
|
| H A D | RISCVTargetTransformInfo.cpp | 87 if (!VT.isFixedLengthVector()) in getRISCVInstructionCost() 94 if (!VT.isFixedLengthVector()) in getRISCVInstructionCost() 417 assert(LegalVT.isFixedLengthVector() && !Mask.empty() && in costShuffleViaSplitting() 486 assert(LegalVT.isFixedLengthVector()); in costShuffleViaVRegSplitting() 560 if (!LT.second.isFixedLengthVector()) in getSlideCost() 627 FVTp && ST->hasVInstructions() && LT.second.isFixedLengthVector()) { in getShuffleCost() 767 SubLT.second.isValid() && SubLT.second.isFixedLengthVector()) { in getShuffleCost() 874 if (LT.second.isFixedLengthVector()) in getShuffleCost() 887 if (LT.second.isFixedLengthVector()) in getShuffleCost() 891 if (LT.second.isFixedLengthVector() && in getShuffleCost() [all …]
|
| H A D | RISCVTargetTransformInfo.h | 261 if (DataTypeVT.isFixedLengthVector() && !ST->useRVVForFixedLengthVectors()) in isLegalMaskedLoadStore() 287 if (DataTypeVT.isFixedLengthVector() && !ST->useRVVForFixedLengthVectors()) in isLegalMaskedGatherScatter()
|
| H A D | RISCVCallingConv.cpp | 553 if (ValVT.isFixedLengthVector()) { in CC_RISCV() 705 if (LocVT.isFixedLengthVector()) { in CC_RISCV_FastCC() 732 LocVT == MVT::f32 || LocVT == MVT::f64 || LocVT.isFixedLengthVector()) { in CC_RISCV_FastCC()
|
| H A D | RISCVISelDAGToDAG.cpp | 2512 (VT.isFixedLengthVector() && SrcVT.isFixedLengthVector())) { in Select() 2530 if (SubVecVT.isFixedLengthVector()) { in Select() 2541 if (VT.isFixedLengthVector()) in Select() 2596 if (VT.isFixedLengthVector()) { in Select() 2600 if (InVT.isFixedLengthVector()) in Select()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ValueTypes.h | 181 bool isFixedLengthVector() const { in isFixedLengthVector() function 182 return isSimple() ? V.isFixedLengthVector() in isFixedLengthVector()
|
| H A D | SDPatternMatch.h | 352 return ValueType_match{[](EVT VT) { return VT.isFixedLengthVector(); }, P}; in m_FixedVectorVT() 355 return ValueType_match{[](EVT VT) { return VT.isFixedLengthVector(); }, in m_FixedVectorVT()
|
| H A D | BasicTTIImpl.h | 2972 Tp && LT.second.isFixedLengthVector() && in getNumberOfParts()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64Subtarget.h | 431 if (!useSVEForFixedLengthVectors() || !VT.isFixedLengthVector()) in useSVEForFixedLengthVectors()
|
| H A D | AArch64ISelLowering.cpp | 243 return VT.isFixedLengthVector() || in isPackedVectorType() 2147 (ResVT.isFixedLengthVector() && (ResVT.getVectorNumElements() > 16 || in shouldExpandGetActiveLaneMask() 2192 assert(VT.isFixedLengthVector() && "Expected fixed length vector type!"); in addTypeForFixedLengthSVE() 5171 if (!VT.isFixedLengthVector() || VT.getVectorNumElements() != 2 || !C) in getConstantLaneNumOfExtractHalfOperand() 6362 if (VT.isFixedLengthVector()) { in LowerINTRINSIC_WO_CHAIN() 6402 return DataVT.isFixedLengthVector() || DataVT.getVectorMinNumElements() > 2; in shouldRemoveExtendFromGSIndex() 6526 if (VT.isFixedLengthVector()) { in LowerMGATHER() 6614 if (VT.isFixedLengthVector()) { in LowerMSCATTER() 6928 const bool IsFixedLength = VecVT.isFixedLengthVector(); in LowerVECTOR_COMPRESS() 7575 if (!VT.isFixedLengthVector() || !VT.isSimple()) in useSVEForFixedLengthVectorVT() [all …]
|
| H A D | AArch64TargetTransformInfo.cpp | 805 if (LT.second.getScalarType() == MVT::f32 && MTy.isFixedLengthVector() && in getIntrinsicInstrCost() 824 if (LT.second.getScalarType() == MVT::f16 && MTy.isFixedLengthVector() && in getIntrinsicInstrCost() 829 if (LT.second.getScalarType() == MVT::f16 && MTy.isFixedLengthVector() && in getIntrinsicInstrCost() 3561 if (SrcTy.isFixedLengthVector() && DstTy.isFixedLengthVector() && in getCastInstrCost() 3741 if (LT.second.isFixedLengthVector()) { in getVectorInstrCostHelper() 4063 LT.second.isFixedLengthVector()) { in getArithmeticInstrCost() 5592 if (IsExtractSubvector && LT.second.isFixedLengthVector()) { in getShuffleCost() 5658 if (!Mask.empty() && LT.second.isFixedLengthVector() && in getShuffleCost() 5668 if (LT.second.isFixedLengthVector() && in getShuffleCost() 5818 if (Kind == TTI::SK_InsertSubvector && LT.second.isFixedLengthVector() && in getShuffleCost()
|
| H A D | AArch64ISelDAGToDAG.cpp | 4532 if (VT.isFixedLengthVector() || InVT.isScalableVector()) in trySelectCastFixedLengthToScalableVector() 4561 if (VT.isScalableVector() || InVT.isFixedLengthVector()) in trySelectCastScalableToFixedLengthVector()
|
| /freebsd/contrib/llvm-project/clang/utils/TableGen/ |
| H A D | SveEmitter.cpp | 96 bool isFixedLengthVector() const { return isVector() && !IsScalable; } in isFixedLengthVector() function in __anone51b860d0111::SVEType 507 else if (isFixedLengthVector()) in builtin_str() 568 if (isFixedLengthVector()) in str()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAG.cpp | 3325 APInt DemandedElts = VT.isFixedLengthVector() in getValidShiftAmount() 3346 APInt DemandedElts = VT.isFixedLengthVector() in getValidMinimumShiftAmount() 3367 APInt DemandedElts = VT.isFixedLengthVector() in getValidMaximumShiftAmount() 3382 APInt DemandedElts = VT.isFixedLengthVector() in computeKnownBits() 3407 assert((!Op.getValueType().isFixedLengthVector() || in computeKnownBits() 4717 APInt DemandedElts = VT.isFixedLengthVector() in ComputeNumSignBits() 5416 APInt DemandedElts = VT.isFixedLengthVector() in isGuaranteedNotToBeUndefOrPoison() 5515 APInt DemandedElts = VT.isFixedLengthVector() in canCreateUndefOrPoison() 5702 APInt DemandedElts = VT.isFixedLengthVector() in isKnownNeverNaN() 5828 if (SrcVT.isFixedLengthVector() && Idx && in isKnownNeverNaN() [all …]
|
| H A D | LegalizeVectorOps.cpp | 1350 TLI.getOperationAction(VT.isFixedLengthVector() ? ISD::BUILD_VECTOR in ExpandSELECT() 1676 bool IsFixedLen = MaskVT.isFixedLengthVector(); in ExpandVP_MERGE()
|
| H A D | DAGCombiner.cpp | 349 APInt DemandedElts = VT.isFixedLengthVector() in SimplifyDemandedBits() 4855 if (VT.isFixedLengthVector()) { in visitMUL() 14172 if ((LegalOperations || VT.isFixedLengthVector() || in tryToFoldExtOfLoad() 23042 if (!VT.isFixedLengthVector() || in combineInsertEltToLoad() 23138 if (IndexC && VT.isFixedLengthVector() && in visitINSERT_VECTOR_ELT() 23622 if (IndexC && VecVT.isFixedLengthVector() && in visitEXTRACT_VECTOR_ELT() 23631 VecVT.isFixedLengthVector()) && in visitEXTRACT_VECTOR_ELT() 25521 if (!WideBVT.isFixedLengthVector()) in narrowExtractedVectorBinOp() 25686 if (!NarrowVT.isFixedLengthVector() || !WideVT.isFixedLengthVector()) in foldExtractSubvectorFromShuffleVector() 25859 InsSubVT.isFixedLengthVector() && NVT.isFixedLengthVector() && in visitEXTRACT_SUBVECTOR() [all …]
|
| H A D | TargetLowering.cpp | 689 APInt DemandedElts = VT.isFixedLengthVector() in SimplifyDemandedBits() 992 APInt DemandedElts = VT.isFixedLengthVector() in SimplifyMultipleUseDemandedBits() 1170 assert((!VT.isFixedLengthVector() || NumElts == VT.getVectorNumElements()) && in SimplifyDemandedBits() 2495 unsigned InElts = SrcVT.isFixedLengthVector() ? SrcVT.getVectorNumElements() : 1; in SimplifyDemandedBits() 2536 unsigned InElts = SrcVT.isFixedLengthVector() ? SrcVT.getVectorNumElements() : 1; in SimplifyDemandedBits() 2599 unsigned InElts = SrcVT.isFixedLengthVector() ? SrcVT.getVectorNumElements() : 1; in SimplifyDemandedBits() 3132 unsigned NumElts = VT.isFixedLengthVector() ? VT.getVectorNumElements() : 1; in getKnownUndefForVectorBinop() 10599 assert(!(SubEC.isScalable() && VecVT.isFixedLengthVector()) && in clampDynamicVectorIndex()
|
| H A D | SelectionDAGBuilder.cpp | 1805 if (VT.isFixedLengthVector()) in getValueImpl() 12597 if (OutVT.isFixedLengthVector() && Factor == 2) { in visitVectorDeinterleave() 12628 if (OutVT.isFixedLengthVector() && Factor == 2) { in visitVectorInterleave()
|
| H A D | LegalizeVectorTypes.cpp | 3815 assert(SubVT.isFixedLengthVector() && in SplitVecOp_EXTRACT_SUBVECTOR() 7252 else if (VT.isScalableVector() && SubVT.isFixedLengthVector()) { in WidenVecOp_INSERT_SUBVECTOR()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 2304 if (LoadVT.isFixedLengthVector() && BitcastVT.isFixedLengthVector() && in isLoadBitCastBeneficial()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 1127 if (VT.isFixedLengthVector()) { in getPreferredVectorAction() 3223 SrcVT.isFixedLengthVector() && SrcVT.getScalarType() == MVT::i1)) in performBitcastCombine() 3376 if (!FromVT.isFixedLengthVector() || FromVT.getVectorElementType() != MVT::i1) in performSETCCCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMTargetTransformInfo.cpp | 855 if (SrcTy.isFixedLengthVector()) in getCastInstrCost() 865 SrcTy.isFixedLengthVector()) { in getCastInstrCost()
|
| H A D | ARMISelLowering.cpp | 15737 if (!VecVT.isFixedLengthVector() || in PerformInsertSubvectorCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 8687 Src.getValueType().isFixedLengthVector() && in combineSETCC()
|