Searched refs:hasV7Ops (Results 1 – 8 of 8) sorted by relevance
30 if (!Subtarget->isMClass() || !Subtarget->hasV7Ops()) in GetBranchTargetEnforcement()60 if (Subtarget->isMClass() && Subtarget->hasV7Ops()) in ARMFunctionInfo()
445 return Align(hasV7Ops() || allowsUnalignedMem() ? 4 : 8); in getDualLoadStoreAlignment()
62 def HasV7 : Predicate<"Subtarget->hasV7Ops()">,
709 if (STI.hasV7Ops()) in emitAttributes()
4383 (!Subtarget->hasV7Ops() || !Subtarget->hasMPExtension())) in LowerPREFETCH()19198 *Fast = Subtarget->hasV7Ops(); in allowsMisalignedMemoryAccesses()21276 has64BitAtomicStore = Subtarget->hasV7Ops(); in shouldExpandAtomicStoreInIR()21298 has64BitAtomicLoad = Subtarget->hasV7Ops(); in shouldExpandAtomicLoadInIR()21319 hasAtomicRMW = Subtarget->hasV7Ops(); in shouldExpandAtomicRMWInIR()21349 HasAtomicCmpXchg = Subtarget->hasV7Ops(); in shouldExpandAtomicCmpXchgInIR()21437 if (!Subtarget->hasV7Ops()) in isMaskAndCmp0FoldingBeneficial()21496 if (!Subtarget->hasV7Ops()) in emitAtomicCmpXchgNoStoreLLBalance()
804 const bool CanUseBFC = AST.hasV6T2Ops() || AST.hasV7Ops(); in emitAligningInstructions()
4086 bool hasV7Ops = featureBits[ARM::HasV7Ops]; in DecodeT2LoadShift() local4137 if (!hasV7Ops) in DecodeT2LoadShift()4141 if (!hasV7Ops || !hasMP) in DecodeT2LoadShift()4175 bool hasV7Ops = featureBits[ARM::HasV7Ops]; in DecodeT2LoadImm8() local4226 if (!hasV7Ops) in DecodeT2LoadImm8()4230 if (!hasV7Ops || !hasMP) in DecodeT2LoadImm8()4257 bool hasV7Ops = featureBits[ARM::HasV7Ops]; in DecodeT2LoadImm12() local4307 if (!hasV7Ops) in DecodeT2LoadImm12()4311 if (!hasV7Ops || !hasMP) in DecodeT2LoadImm12()4375 bool hasV7Ops = featureBits[ARM::HasV7Ops]; in DecodeT2LoadLabel() local[all …]
560 bool hasV7Ops() const { in hasV7Ops() function in __anon6be9c9a00111::ARMAsmParser8124 if (!hasV7Ops()) in validateInstruction()