Home
last modified time | relevance | path

Searched refs:gic (Results 1 – 25 of 618) sorted by relevance

12345678910>>...25

/freebsd/sys/contrib/device-tree/src/arm64/arm/
H A Drtsm_ve-aemv8a.dts13 #include <dt-bindings/interrupt-controller/arm-gic.h>
22 interrupt-parent = <&gic>;
101 gic: interrupt-controller@2c001000 { label
102 compatible = "arm,gic-400", "arm,cortex-a15-gic";
141 interrupt-map = <0 0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
142 <0 0 1 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
143 <0 0 2 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
144 <0 0 3 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
145 <0 0 4 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
146 <0 0 5 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
[all …]
H A Dfoundation-v8.dtsi10 #include <dt-bindings/interrupt-controller/arm-gic.h>
17 interrupt-parent = <&gic>;
138 interrupt-map = <0 0 0 &gic 0 GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
139 <0 0 1 &gic 0 GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
140 <0 0 2 &gic 0 GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
141 <0 0 3 &gic 0 GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
142 <0 0 4 &gic 0 GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
143 <0 0 5 &gic 0 GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
144 <0 0 6 &gic 0 GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
145 <0 0 7 &gic 0 GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
[all …]
H A Dfvp-base-revc.dts13 #include <dt-bindings/interrupt-controller/arm-gic.h>
23 interrupt-parent = <&gic>;
222 gic: interrupt-controller@2f000000 { label
223 compatible = "arm,gic-v3";
238 compatible = "arm,gic-v3-its";
338 interrupt-map = <0 0 0 1 &gic 0 0 GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>,
339 <0 0 0 2 &gic 0 0 GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>,
340 <0 0 0 3 &gic 0 0 GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>,
341 <0 0 0 4 &gic 0 0 GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>;
375 interrupt-map = <0 0 0 &gic 0 0 GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
[all …]
H A Dvexpress-v2m-rs1.dtsi20 #include <dt-bindings/interrupt-controller/arm-gic.h>
111 interrupt-map = <0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
112 <0 1 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
113 <0 2 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
114 <0 3 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
115 <0 4 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
116 <0 5 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
117 <0 6 &gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
118 <0 7 &gic GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
119 <0 8 &gic GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
[all …]
H A Dmorello-sdp.dts125 interrupt-map = <0 0 0 1 &gic 0 0 0 169 IRQ_TYPE_LEVEL_HIGH>,
126 <0 0 0 2 &gic 0 0 0 170 IRQ_TYPE_LEVEL_HIGH>,
127 <0 0 0 3 &gic 0 0 0 171 IRQ_TYPE_LEVEL_HIGH>,
128 <0 0 0 4 &gic 0 0 0 172 IRQ_TYPE_LEVEL_HIGH>;
146 interrupt-map = <0 0 0 1 &gic 0 0 0 201 IRQ_TYPE_LEVEL_HIGH>,
147 <0 0 0 2 &gic 0 0 0 202 IRQ_TYPE_LEVEL_HIGH>,
148 <0 0 0 3 &gic 0 0 0 203 IRQ_TYPE_LEVEL_HIGH>,
149 <0 0 0 4 &gic 0 0 0 204 IRQ_TYPE_LEVEL_HIGH>;
/freebsd/sys/contrib/device-tree/src/arm/broadcom/
H A Dbcm-ns.dtsi10 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 interrupt-parent = <&gic>;
75 gic: interrupt-controller@21000 {
76 compatible = "arm,cortex-a9-gic";
106 <0x00000000 0 &gic GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,
109 <0x00007000 0 &gic GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>,
110 <0x00007000 1 &gic GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>,
111 <0x00007000 2 &gic GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
112 <0x00007000 3 &gic GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
113 <0x00007000 4 &gic GIC_SP
68 gic: interrupt-controller@21000 { global() label
[all...]
H A Dbcm53573.dtsi9 #include <dt-bindings/interrupt-controller/arm-gic.h>
14 interrupt-parent = <&gic>;
41 gic: interrupt-controller@1000 { label
42 compatible = "arm,cortex-a7-gic";
82 <0x00000000 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
85 <0x00001000 0 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
88 <0x00002000 0 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
89 <0x00002000 1 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
90 <0x00002000 2 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
91 <0x00002000 3 &gic GIC_SP
[all...]
/freebsd/sys/contrib/device-tree/src/arm/arm/
H A Dvexpress-v2m-rs1.dtsi20 #include <dt-bindings/interrupt-controller/arm-gic.h>
111 interrupt-map = <0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
112 <0 1 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
113 <0 2 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
114 <0 3 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
115 <0 4 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
116 <0 5 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
117 <0 6 &gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
118 <0 7 &gic GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
119 <0 8 &gic GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
[all …]
H A Dvexpress-v2m.dtsi20 #include <dt-bindings/interrupt-controller/arm-gic.h>
32 interrupt-map = <0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
33 <0 1 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
34 <0 2 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
35 <0 3 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
36 <0 4 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
37 <0 5 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
38 <0 6 &gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
39 <0 7 &gic GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
40 <0 8 &gic GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
[all …]
/freebsd/sys/contrib/device-tree/Bindings/interrupt-controller/
H A Drenesas,rza1-irqc.txt34 <0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
35 <1 0 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
36 <2 0 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
37 <3 0 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
38 <4 0 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
39 <5 0 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
40 <6 0 &gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
41 <7 0 &gic GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
H A Dfsl,ls-extirq.txt41 <0 0 &gic GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>,
42 <1 0 &gic GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>,
43 <2 0 &gic GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>,
44 <3 0 &gic GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>,
45 <4 0 &gic GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>,
46 <5 0 &gic GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>;
52 interrupts-extended = <&gic GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>,
H A Dmips-gic.txt9 - compatible : Should be "mti,gic".
14 See <include/dt-bindings/interrupt-controller/mips-gic.h>.
34 - compatible : Should be "mti,gic-timer".
45 gic: interrupt-controller@1bdc0000 {
46 compatible = "mti,gic";
56 compatible = "mti,gic-timer";
64 interrupt-parent = <&gic>;
/freebsd/sys/contrib/device-tree/src/arm64/cavium/
H A Dthunder2-99xx.dtsi10 #include <dt-bindings/interrupt-controller/arm-gic.h>
15 interrupt-parent = <&gic>;
58 gic: interrupt-controller@4000080000 { label
59 compatible = "arm,gic-v3";
71 compatible = "arm,gic-v3-its";
120 <0 0 0 1 &gic 0 0 GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH
121 0 0 0 2 &gic 0 0 GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH
122 0 0 0 3 &gic 0 0 GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH
123 0 0 0 4 &gic 0 0 GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
137 interrupt-parent = <&gic>;
/freebsd/sys/dev/mana/
H A Dgdma_main.c633 struct gdma_irq_context *gic; in mana_gd_register_irq() local
665 gic = &gc->irq_contexts[msi_index]; in mana_gd_register_irq()
667 if (unlikely(gic->handler || gic->arg)) { in mana_gd_register_irq()
673 gic->arg = queue; in mana_gd_register_irq()
675 gic->handler = mana_gd_process_eq_events; in mana_gd_register_irq()
678 msi_index, gic->msix_e.vector, rman_get_start(gic->res)); in mana_gd_register_irq()
687 struct gdma_irq_context *gic; in mana_gd_deregiser_irq() local
700 gic = &gc->irq_contexts[msix_index]; in mana_gd_deregiser_irq()
701 gic->handler = NULL; in mana_gd_deregiser_irq()
702 gic->arg = NULL; in mana_gd_deregiser_irq()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/bus/
H A Dbrcm,bus-axi.txt34 <0x00024000 0 &gic GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>,
37 <0x00025000 0 &gic GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
40 <0x00012000 0 &gic GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,
41 <0x00012000 1 &gic GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>,
42 <0x00012000 2 &gic GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>,
43 <0x00012000 3 &gic GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>,
44 <0x00012000 4 &gic GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>,
45 <0x00012000 5 &gic GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
/freebsd/sys/contrib/device-tree/src/arm64/xilinx/
H A Dzynqmp.dtsi17 #include <dt-bindings/interrupt-controller/arm-gic.h>
147 interrupt-parent = <&gic>;
178 interrupt-parent = <&gic>;
209 interrupt-parent = <&gic>;
311 interrupt-parent = <&gic>;
508 interrupt-parent = <&gic>;
521 interrupt-parent = <&gic>;
539 interrupt-parent = <&gic>;
581 interrupt-parent = <&gic>;
594 interrupt-parent = <&gic>;
[all …]
/freebsd/sys/contrib/device-tree/src/mips/mobileye/
H A Deyeq5.dtsi6 #include <dt-bindings/interrupt-controller/mips-gic.h>
116 interrupt-parent = <&gic>;
131 interrupt-parent = <&gic>;
146 interrupt-parent = <&gic>;
161 interrupt-parent = <&gic>;
176 interrupt-parent = <&gic>;
192 interrupt-parent = <&gic>;
205 interrupt-parent = <&gic>;
218 interrupt-parent = <&gic>;
236 gic: interrupt-controller@140000 { label
[all …]
/freebsd/sys/contrib/device-tree/src/mips/ralink/
H A Dmt7621.dtsi2 #include <dt-bindings/interrupt-controller/mips-gic.h>
186 interrupt-parent = <&gic>;
223 interrupt-parent = <&gic>;
241 interrupt-parent = <&gic>;
261 interrupt-parent = <&gic>;
307 interrupt-parent = <&gic>;
334 interrupt-parent = <&gic>;
338 gic: interrupt-controller@1fbc0000 { label
339 compatible = "mti,gic";
348 compatible = "mti,gic-timer";
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Ds32v234.dtsi7 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 interrupt-parent = <&gic>;
91 gic: interrupt-controller@7d001000 { label
92 compatible = "arm,cortex-a15-gic";
108 interrupt-parent = <&gic>;
115 interrupt-parent = <&gic>;
131 interrupt-parent = <&gic>;
/freebsd/sys/contrib/device-tree/src/arm/samsung/
H A Dexynos54xx.dtsi30 interrupt-parent = <&gic>;
84 <&gic GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
85 <&gic GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
86 <&gic GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
87 <&gic GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
88 <&gic GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>,
89 <&gic GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>,
90 <&gic GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>,
91 <&gic GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
/freebsd/sys/contrib/device-tree/src/mips/img/
H A Dboston.dts7 #include <dt-bindings/interrupt-controller/mips-gic.h>
48 interrupt-parent = <&gic>;
78 interrupt-parent = <&gic>;
108 interrupt-parent = <&gic>;
181 gic: interrupt-controller@16120000 { label
182 compatible = "mti,gic";
189 compatible = "mti,gic-timer";
227 interrupt-parent = <&gic>;
/freebsd/sys/contrib/device-tree/src/arm64/apm/
H A Dapm-shadowcat.dtsi10 interrupt-parent = <&gic>;
120 gic: interrupt-controller@78090000 { label
121 compatible = "arm,cortex-a15-gic";
133 compatible = "arm,gic-v2m-frame";
138 compatible = "arm,gic-v2m-frame";
143 compatible = "arm,gic-v2m-frame";
148 compatible = "arm,gic-v2m-frame";
153 compatible = "arm,gic-v2m-frame";
158 compatible = "arm,gic-v2m-frame";
163 compatible = "arm,gic-v2m-frame";
[all …]
/freebsd/sys/contrib/device-tree/src/mips/mti/
H A Dmalta.dts5 #include <dt-bindings/interrupt-controller/mips-gic.h>
23 gic: interrupt-controller@1bdc0000 { label
24 compatible = "mti,gic";
31 * Declare the interrupt-parent even though the mti,gic
39 compatible = "mti,gic-timer";
50 interrupt-parent = <&gic>;
/freebsd/sys/contrib/device-tree/src/arm64/marvell/
H A Darmada-ap810-ap0.dtsi8 #include <dt-bindings/interrupt-controller/arm-gic.h>
15 interrupt-parent = <&gic>;
46 interrupt-parent = <&gic>;
48 gic: interrupt-controller@3000000 { label
49 compatible = "arm,gic-v3";
64 compatible = "arm,gic-v3-its";
/freebsd/sys/contrib/device-tree/src/arm/sunplus/
H A Dsunplus-sp7021-achip.dtsi9 #include <dt-bindings/interrupt-controller/arm-gic.h>
16 interrupt-parent = <&gic>;
48 gic: interrupt-controller@9f101000 { label
49 compatible = "arm,cortex-a7-gic";
79 interrupt-parent = <&gic>;

12345678910>>...25