| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeIntegerTypes.cpp | 552 DAG.getShiftAmountConstant(ShiftAmt, NOutVT, dl)); in PromoteIntRes_BITCAST() 627 SDValue ShAmt = DAG.getShiftAmountConstant(DiffBits, NVT, dl); in PromoteIntRes_BSWAP() 655 SDValue ShAmt = DAG.getShiftAmountConstant(DiffBits, NVT, dl); in PromoteIntRes_BITREVERSE() 734 DAG.getShiftAmountConstant(SHLAmount, Op.getValueType(), dl); in PromoteIntRes_CTLZ() 1148 DAG.getShiftAmountConstant(SHLAmount, PromotedType, dl); in PromoteIntRes_ADDSUBSHLSAT() 1195 DAG.getShiftAmountConstant(DiffSize, PromotedType, dl)); in PromoteIntRes_MULFIX() 1200 DAG.getShiftAmountConstant(DiffSize, PromotedType, dl)); in PromoteIntRes_MULFIX() 1296 DAG.getShiftAmountConstant(Diff, PromotedType, dl)); in PromoteIntRes_DIVFIX() 1301 DAG.getShiftAmountConstant(Diff, PromotedType, dl)); in PromoteIntRes_DIVFIX() 1866 DAG.getShiftAmountConstant(Shift, Mul.getValueType(), DL)); in PromoteIntRes_XMULO() [all …]
|
| H A D | TargetLowering.cpp | 1823 TLO.DAG.getShiftAmountConstant(ShAmt, InnerVT, dl)); in SimplifyDemandedBits() 1898 TLO.DAG.getShiftAmountConstant(ShAmt, SmallVT, dl)); in SimplifyDemandedBits() 1926 TLO.DAG.getShiftAmountConstant(ShAmt, HalfVT, dl); in SimplifyDemandedBits() 2034 TLO.DAG.getShiftAmountConstant(ShAmt, HalfVT, dl); in SimplifyDemandedBits() 2391 SDValue ShAmt = TLO.DAG.getShiftAmountConstant(ShiftAmount, VT, dl); in SimplifyDemandedBits() 2432 TLO.DAG.getShiftAmountConstant(BitWidth - ExVTBits, VT, dl); in SimplifyDemandedBits() 2681 SDValue NewShAmt = TLO.DAG.getShiftAmountConstant(ShVal, VT, dl); in SimplifyDemandedBits() 2857 SDValue AmtC = TLO.DAG.getShiftAmountConstant(CTZ, VT, dl); in SimplifyDemandedBits() 2956 SDValue ShlAmtC = TLO.DAG.getShiftAmountConstant(ShlAmt, VT, dl); in SimplifyDemandedBits() 4476 SDValue One = DAG.getShiftAmountConstant(1, OpVT, DL); in foldSetCCWithBinOp() [all …]
|
| H A D | DAGCombiner.cpp | 3990 SDValue ShiftConst = DAG.getShiftAmountConstant(BitWidthDiff, VT, DL); in foldSubCtlzNot() 4718 DAG.getShiftAmountConstant(Log2Val, VT, DL))); in visitMUL() 5433 DAG.getShiftAmountConstant(N0.getScalarValueSizeInBits() - 1, VT, DL)); in visitMULHS() 5451 DAG.getShiftAmountConstant(SimpleSize, NewVT, DL)); in visitMULHS() 5521 DAG.getShiftAmountConstant(SimpleSize, NewVT, DL)); in visitMULHU() 5570 DAG.getShiftAmountConstant(1, VT, DL)); in visitAVG() 5573 DAG.getShiftAmountConstant(1, VT, DL)); in visitAVG() 5763 DAG.getShiftAmountConstant(SimpleSize, NewVT, DL)); in visitSMUL_LOHI() 5816 DAG.getShiftAmountConstant(SimpleSize, NewVT, DL)); in visitUMUL_LOHI() 7713 DAG.getShiftAmountConstant(BitWidth - 1, VT, DL)); in visitAND() [all …]
|
| H A D | LegalizeTypes.h | 284 SDValue ShiftCst = DAG.getShiftAmountConstant(BitsDiff, VT, dl); in VPSExtPromotedInteger()
|
| H A D | LegalizeDAG.cpp | 2538 DAG.getShiftAmountConstant(Precision - 1, ExpVT, dl); in expandLdexp() 2637 DAG.getShiftAmountConstant(Precision - 1, AsIntVT, dl); in expandFrexp() 5368 auto ShiftConstant = DAG.getShiftAmountConstant( in PromoteNode()
|
| H A D | SelectionDAG.cpp | 1806 SDValue SelectionDAG::getShiftAmountConstant(uint64_t Val, EVT VT, in getShiftAmountConstant() function in SelectionDAG 1813 SDValue SelectionDAG::getShiftAmountConstant(const APInt &Val, EVT VT, in getShiftAmountConstant() function in SelectionDAG 1816 return getShiftAmountConstant(Val.getZExtValue(), VT, DL); in getShiftAmountConstant()
|
| H A D | LegalizeFloatTypes.cpp | 684 DAG.getShiftAmountConstant(16, NVT, DL)); in SoftenFloatRes_BF16_TO_FP()
|
| H A D | SelectionDAGBuilder.cpp | 596 DAG.getShiftAmountConstant(RoundBits, ValueVT, DL)); in getCopyToParts() 8018 DAG.getShiftAmountConstant(Mask.getValueType().getFixedSizeInBits(), in visitIntrinsicCall()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | SelectionDAG.h | 704 LLVM_ABI SDValue getShiftAmountConstant(uint64_t Val, EVT VT, 706 LLVM_ABI SDValue getShiftAmountConstant(const APInt &Val, EVT VT,
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 3571 DAG.getShiftAmountConstant(10, MVT::i32, SL)); in passSpecialInputs() 3581 DAG.getShiftAmountConstant(20, MVT::i32, SL)); in passSpecialInputs() 9973 DAG.getShiftAmountConstant(4, MVT::i32, DL)); in LowerINTRINSIC_W_CHAIN() 10575 DAG.getShiftAmountConstant(4, MVT::i32, DL)); in LowerINTRINSIC_VOID() 10588 DAG.getShiftAmountConstant(ShAmt, MVT::i32, DL)); in LowerINTRINSIC_VOID() 10763 DAG.getShiftAmountConstant(16, MVT::i32, Loc)); in lowerPointerAsRsrcIntrin()
|
| H A D | AMDGPUISelLowering.cpp | 5611 DAG.getShiftAmountConstant(Shift, VT, SL)); in loadInputValue()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 3273 {DAG.getShiftAmountConstant(16, ReturnType, DL), ReturningInteger}); in performBitcastCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 27986 DAG.getShiftAmountConstant(Imm, VT, DL)); in LowerINTRINSIC_W_CHAIN() 31224 DAG.getShiftAmountConstant(ShXAmt, WideVT, DL)); in LowerFunnelShift() 31227 DAG.getShiftAmountConstant(ShYAmt, WideVT, DL)); in LowerFunnelShift() 31236 DAG.getShiftAmountConstant(ShXAmt, VT, DL)); in LowerFunnelShift() 31238 DAG.getShiftAmountConstant(ShYAmt, VT, DL)); in LowerFunnelShift() 31463 DAG.getShiftAmountConstant(ShlAmt, VT, DL)); in LowerRotate() 31465 DAG.getShiftAmountConstant(SrlAmt, VT, DL)); in LowerRotate() 32592 DAG.getShiftAmountConstant(TZ, VT, DL)); in LowerCTPOP() 32596 DAG.getShiftAmountConstant(1, VT, DL))); in LowerCTPOP() 32604 DAG.getShiftAmountConstant(TZ, VT, DL)); in LowerCTPOP() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 2379 DAG.getShiftAmountConstant(16, Op.getOperand(0).getValueType(), DL)); in lowerBF16_TO_FP()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 4452 DAG.getShiftAmountConstant(16, I32, DL)); in LowerFP_ROUND() 4470 DAG.getShiftAmountConstant(16, I32, DL)); in LowerFP_ROUND() 5010 DAG.getShiftAmountConstant(53, MVT::i64, DL)); in LowerINT_TO_FP()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 7667 DAG.getShiftAmountConstant(16, Op.getOperand(0).getValueType(), DL)); in LowerOperation() 15957 DAG.getShiftAmountConstant(I, VT, DL)); in expandMulToNAFSequence()
|