Home
last modified time | relevance | path

Searched refs:RegisterSizeMinus1 (Results 1 – 2 of 2) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kISelLowering.cpp3448 SDValue RegisterSizeMinus1 = DAG.getConstant(32 - 1, DL, VT); in LowerShiftLeftParts() local
3452 DAG.getNode(ISD::XOR, DL, VT, RegisterSizeMinus1, Shamt); in LowerShiftLeftParts()
3500 SDValue RegisterSizeMinus1 = DAG.getConstant(32 - 1, DL, VT); in LowerShiftRightParts() local
3504 DAG.getNode(ISD::XOR, DL, VT, RegisterSizeMinus1, Shamt); in LowerShiftRightParts()
3515 IsSRA ? DAG.getNode(ISD::SRA, DL, VT, Hi, RegisterSizeMinus1) : Zero; in LowerShiftRightParts()
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/
H A DXtensaISelLowering.cpp1398 SDValue RegisterSizeMinus1 = DAG.getConstant(32 - 1, DL, VT); in LowerShiftRightParts() local
1410 HiFalse = DAG.getNode(ShiftRightOp, DL, VT, Hi, RegisterSizeMinus1); in LowerShiftRightParts()