Home
last modified time | relevance | path

Searched refs:RegTypes (Results 1 – 10 of 10) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIRegisterInfo.td813 def CCR_SGPR_64 : SIRegisterClass<"AMDGPU", SGPR_64.RegTypes, 32, (add (trunc SGPR_64, 15))> {
820 def Gfx_CCR_SGPR_64 : SIRegisterClass<"AMDGPU", SGPR_64.RegTypes, 32,
1059 def VS_64 : SIRegisterClass<"AMDGPU", VReg_64.RegTypes, 32, (add VReg_64, SReg_64)> {
1066 def AV_32 : SIRegisterClass<"AMDGPU", VGPR_32.RegTypes, 32, (add VGPR_32, AGPR_32)> {
1090 defm AV_64 : AVRegClass<2, VReg_64.RegTypes, (add VGPR_64), (add AGPR_64)>;
1091 defm AV_96 : AVRegClass<3, VReg_96.RegTypes, (add VGPR_96), (add AGPR_96)>;
1092 defm AV_128 : AVRegClass<4, VReg_128.RegTypes, (add VGPR_128), (add AGPR_128)>;
1093 defm AV_160 : AVRegClass<5, VReg_160.RegTypes, (add VGPR_160), (add AGPR_160)>;
1094 defm AV_192 : AVRegClass<6, VReg_192.RegTypes, (add VGPR_192), (add AGPR_192)>;
1095 defm AV_224 : AVRegClass<7, VReg_224.RegTypes, (add VGPR_224), (add AGPR_224)>;
[all …]
H A DDSInstructions.td1033 foreach vt = VReg_64.RegTypes in {
1037 foreach vt = VReg_128.RegTypes in {
1045 foreach vt = VReg_64.RegTypes in {
1052 foreach vt = VReg_96.RegTypes in {
1057 foreach vt = VReg_128.RegTypes in {
1068 foreach vt = VReg_64.RegTypes in {
1075 foreach vt = VReg_96.RegTypes in {
1084 foreach vt = VReg_128.RegTypes in {
H A DSMInstructions.td176 if !gt(dstClass.RegTypes[0].Size, 32) then
1060 foreach vt = SReg_64.RegTypes in {
1064 foreach vt = SReg_96.RegTypes in {
1068 foreach vt = SReg_128.RegTypes in {
1072 foreach vt = SReg_256.RegTypes in {
1076 foreach vt = SReg_512.RegTypes in {
H A DFLATInstructions.td1629 foreach vt = VReg_64.RegTypes in {
1636 foreach vt = VReg_128.RegTypes in {
1768 foreach vt = VReg_64.RegTypes in {
1775 foreach vt = VReg_128.RegTypes in {
1974 foreach vt = VReg_64.RegTypes in {
1981 foreach vt = VReg_128.RegTypes in {
H A DBUFInstructions.td981 foreach vt = VReg_64.RegTypes in {
985 foreach vt = VReg_96.RegTypes in {
989 foreach vt = VReg_128.RegTypes in {
1019 foreach vt = VReg_64.RegTypes in {
1023 foreach vt = VReg_96.RegTypes in {
1027 foreach vt = VReg_128.RegTypes in {
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyInstrTable.td54 foreach vt = rc.RegTypes in {
H A DWebAssemblyInstrInfo.td371 foreach vt = rc.RegTypes in {
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXInstrInfo.td1950 foreach vt = rc.RegTypes in
2063 foreach ta = rc.RegTypes in
2064 foreach tb = rc.RegTypes in
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp3404 const char RegTypes[] = {'g', 'o', 'l', 'i'}; in getRegForInlineAsmConstraint() local
3405 char RegType = RegTypes[RegNo / 8]; in getRegForInlineAsmConstraint()
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/
H A DTarget.td274 list<ValueType> RegTypes = regTypes;