| /freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiDelaySlotFiller.cpp | 68 bool isRegInSet(SmallSet<unsigned, 32> &RegSet, unsigned Reg);
253 bool Filler::isRegInSet(SmallSet<unsigned, 32> &RegSet, unsigned Reg) { in isRegInSet() argument
256 if (RegSet.count(*AI)) in isRegInSet()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | RegisterPressure.h | 275 using RegSet = SparseSet<IndexMaskPair>; variable
276 RegSet Regs;
298 RegSet::const_iterator I = Regs.find(SparseIndex); in contains()
321 RegSet::iterator I = Regs.find(SparseIndex); in erase()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | DelaySlotFiller.cpp | 74 bool IsRegInSet(SmallSet<unsigned, 32>& RegSet,
343 bool Filler::IsRegInSet(SmallSet<unsigned, 32>& RegSet, unsigned Reg) in IsRegInSet() argument
348 if (RegSet.count(*AI)) in IsRegInSet()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsDelaySlotFiller.cpp | 133 bool isRegInSet(const BitVector &RegSet, unsigned Reg) const;
445 bool RegDefsUses::isRegInSet(const BitVector &RegSet, unsigned Reg) const { in isRegInSet() argument
448 if (RegSet.test(*AI)) in isRegInSet()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/MC/ |
| H A D | MCRegisterInfo.h | 41 const uint8_t *const RegSet; variable
79 return (RegSet[Byte] & (1 << InByte)) != 0; in contains()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonExpandCondsets.cpp | 212 void updateLiveness(const std::set<Register> &RegSet, bool Recalc,
553 void HexagonExpandCondsets::updateLiveness(const std::set<Register> &RegSet, in updateLiveness() argument
557 for (Register R : RegSet) { in updateLiveness()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | AggressiveAntiDepBreaker.cpp | 258 SmallSet<unsigned, 4> RegSet; in AntiDepEdges() local
261 if (RegSet.insert(Pred.getReg()).second) in AntiDepEdges()
|
| H A D | RegAllocPBQP.cpp | 149 using RegSet = std::set<Register>; typedef in __anonda0ac5d00111::RegAllocPBQP
153 RegSet VRegsToAlloc, EmptyIntervalVRegs;
|
| H A D | MachineVerifier.cpp | 129 using RegSet = DenseSet<Register>; typedef
138 RegSet regsLive;
162 RegSet regsKilled;
166 RegSet regsLiveOut;
170 RegSet vregsPassed;
174 RegSet vregsRequired;
192 bool addRequired(const RegSet &RS) { in addRequired()
|
| H A D | MachinePipeliner.cpp | 1465 const auto InsertReg = [this, &CurSetPressure](RegSetTy &RegSet, in computeMaxSetPressure()
1470 bool Inserted = RegSet.insert(Reg).second; in computeMaxSetPressure()
1479 const auto EraseReg = [this, &CurSetPressure](RegSetTy &RegSet, in computeMaxSetPressure() argument
1485 if (!RegSet.contains(Reg)) in computeMaxSetPressure()
1489 RegSet.erase(Reg); in computeMaxSetPressure()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | Thumb1FrameLowering.cpp | 856 const std::set<Register> &RegSet) { in getNextOrderedReg() argument
858 [&](Register Reg) { return RegSet.count(Reg); }); in getNextOrderedReg()
|