Home
last modified time | relevance | path

Searched refs:Op1Reg4 (Results 1 – 1 of 1) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp18366 Register Op1Reg4 = First.getOperand(4).getReg(); in EmitLoweredCascadedSelect()
18381 .addReg(Op1Reg4) in EmitLoweredCascadedSelect()
18363 Register Op1Reg4 = First.getOperand(4).getReg(); EmitLoweredCascadedSelect() local