Searched hist:b68188a70ee9e532f637f6107657c90be055cf69 (Results 1 – 1 of 1) sorted by relevance
| /linux/arch/arm64/boot/dts/mediatek/ |
| H A D | mt8195.dtsi | diff b68188a70ee9e532f637f6107657c90be055cf69 Tue Dec 06 12:23:26 CET 2022 AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> arm64: dts: mt8195: Add complete CPU caches information
This SoC features two clusters composed of:
- 4x Cortex A55: 32KB I-cache and 32KB D-cache, 4-way set associative,
per-cpu 128KB L2 cache, 4-way set associative;
- 4x Cortex A78: 64KB I-cache and 64KB D-cache, 4-way set associative,
per-cpu 256KB L2 cache, 8-way set associative;
Moreover, the two clusters are sharing a DSU L3 cache with size 2MB,
16-way set associative.
With that in mind, add the appropriate properties needed to specify the
caches information for this SoC, which will now be correctly exported
to sysfs.
Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20221206112330.78431-2-angelogioacchino.delregno@collabora.com
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
|