| /freebsd/sys/contrib/device-tree/src/arm64/socionext/ |
| H A D | uniphier-ld20.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 3 // Device Tree Source for UniPhier LD20 SoC 5 // Copyright (C) 2015-2016 Socionext Inc. 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/gpio/uniphier-gpi [all...] |
| /freebsd/sys/contrib/device-tree/Bindings/soc/socionext/ |
| H A D | socionext,uniphier-sysctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/socionext/socionext,uniphier-sysctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier system controller 10 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 13 System controller implemented on Socionext UniPhier SoCs has multiple 14 functions such as clock control, reset control, internal watchdog timer, 20 - enum: 21 - socionext,uniphier-ld4-sysctrl [all …]
|
| H A D | socionext,uniphier-sdctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/socionext/socionext,uniphier-sdctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier SD interface logic 10 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 13 SD interface logic implemented on Socionext UniPhier SoCs is 15 clock control, reset control, mode switch, and so on. 20 - enum: 21 - socionext,uniphier-pro5-sdctrl [all …]
|
| H A D | socionext,uniphier-perictrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/socionext/socionext,uniphier-perictrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier peripheral block controller 10 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 13 Peripheral block implemented on Socionext UniPhier SoCs is an integrated 20 - enum: 21 - socionext,uniphier-ld4-perictrl 22 - socionext,uniphier-pro4-perictrl [all …]
|
| H A D | socionext,uniphier-dwc3-glue.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/socionext/socionext,uniphier-dwc3-glue.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier SoC DWC3 USB3.0 glue layer 10 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 13 DWC3 USB3.0 glue layer implemented on Socionext UniPhier SoCs is 20 - enum: 21 - socionext,uniphier-pro4-dwc3-glue 22 - socionext,uniphier-pro5-dwc3-glue [all …]
|
| H A D | socionext,uniphier-soc-glue.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/socionext/socionext,uniphier-soc-glue.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier SoC-glue logic 10 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 13 SoC-glue logic implemented on Socionext UniPhier SoCs is a collection of 19 - enum: 20 - socionext,uniphier-ld4-soc-glue 21 - socionext,uniphier-pro4-soc-glue [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/clock/ |
| H A D | socionext,uniphier-clock.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/clock/socionext,uniphier-clock.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: UniPhier clock controller 10 - Masahiro Yamada <yamada.masahiro@socionext.com> 15 - description: System clock 17 - socionext,uniphier-ld4-clock 18 - socionext,uniphier-pro4-clock 19 - socionext,uniphier-sld8-clock [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/reset/ |
| H A D | uniphier-reset.txt | 1 UniPhier glue reset controller 5 ----------------------------------- 12 - compatible: Should be 13 "socionext,uniphier-pro4-usb3-reset" - for Pro4 SoC USB3 14 "socionext,uniphier-pro5-usb3-reset" - for Pro5 SoC USB3 15 "socionext,uniphier-pxs2-usb3-reset" - for PXs2 SoC USB3 16 "socionext,uniphier-ld20-usb3-reset" - for LD20 SoC USB3 17 "socionext,uniphier-pxs3-usb3-reset" - for PXs3 SoC USB3 18 "socionext,uniphier-pro4-ahci-reset" - for Pro4 SoC AHCI 19 "socionext,uniphier-pxs2-ahci-reset" - for PXs2 SoC AHCI [all …]
|
| H A D | socionext,uniphier-glue-reset.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/reset/socionext,uniphier-glue-reset.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier peripheral core reset in glue layer 16 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 21 - socionext,uniphier-pro4-usb3-reset 22 - socionext,uniphier-pro5-usb3-reset 23 - socionext,uniphier-pxs2-usb3-reset 24 - socionext,uniphier-ld20-usb3-reset [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/regulator/ |
| H A D | uniphier-regulator.txt | 1 Socionext UniPhier Regulator Controller 4 on Socionext UniPhier SoCs. 7 --------------- 14 - compatible: Should be 15 "socionext,uniphier-pro4-usb3-regulator" - for Pro4 SoC 16 "socionext,uniphier-pro5-usb3-regulator" - for Pro5 SoC 17 "socionext,uniphier-pxs2-usb3-regulator" - for PXs2 SoC 18 "socionext,uniphier-ld20-usb3-regulator" - for LD20 SoC 19 "socionext,uniphier-pxs3-usb3-regulator" - for PXs3 SoC 20 - reg: Specifies offset and length of the register set for the device. [all …]
|
| H A D | socionext,uniphier-regulator.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/regulator/socionext,uniphier-regulator.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier regulator controller 15 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 22 - socionext,uniphier-pro4-usb3-regulator 23 - socionext,uniphier-pro5-usb3-regulator 24 - socionext,uniphier-pxs2-usb3-regulator 25 - socionext,uniphier-ld20-usb3-regulator [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/phy/ |
| H A D | socionext,uniphier-usb3hs-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/socionext,uniphier-usb3hs-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier USB3 High-Speed (HS) PHY 11 USB3 controller implemented on Socionext UniPhier SoCs. 12 Although the controller includes High-Speed PHY and Super-Speed PHY, 13 this describes about High-Speed PHY. 16 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 21 - socionext,uniphier-pro5-usb3-hsphy [all …]
|
| H A D | socionext,uniphier-usb3ss-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/socionext,uniphier-usb3ss-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier USB3 Super-Speed (SS) PHY 11 USB3 controller implemented on Socionext UniPhier SoCs. 12 Although the controller includes High-Speed PHY and Super-Speed PHY, 13 this describes about Super-Speed PHY. 16 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 21 - socionext,uniphier-pro4-usb3-ssphy [all …]
|
| H A D | socionext,uniphier-pcie-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/socionext,uniphier-pcie-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier PCIe PHY 11 PCIe controller implemented on Socionext UniPhier SoCs. 14 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 19 - socionext,uniphier-pro5-pcie-phy 20 - socionext,uniphier-ld20-pcie-phy 21 - socionext,uniphier-pxs3-pcie-phy [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/sound/ |
| H A D | socionext,uniphier-aio.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/sound/socionext,uniphier-aio.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: UniPhier AIO audio system 10 - <alsa-devel@alsa-project.org> 13 - $ref: dai-common.yaml# 18 - socionext,uniphier-ld11-aio 19 - socionext,uniphier-ld20-aio 20 - socionext,uniphier-pxs2-aio [all …]
|
| H A D | uniphier,aio.txt | 1 Socionext UniPhier SoC audio driver 3 The Socionext UniPhier audio subsystem consists of I2S and S/PDIF blocks in 7 - compatible : should be one of the following: 8 "socionext,uniphier-ld11-aio" 9 "socionext,uniphier-ld20-aio" 10 "socionext,uniphier-pxs2-aio" 11 - reg : offset and length of the register set for the device. 12 - interrupts : should contain I2S or S/PDIF interrupt. 13 - pinctrl-names : should be "default". 14 - pinctrl-0 : defined I2S signal pins for an external codec chip. [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/net/ |
| H A D | socionext,uniphier-ave4.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/socionext,uniphier-ave4.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 14 implemented on Socionext UniPhier SoCs. 19 - socionext,uniphier-pro4-ave4 20 - socionext,uniphier-pxs2-ave4 21 - socionext,uniphier-ld11-ave4 22 - socionext,uniphier-ld20-ave4 [all …]
|