| /linux/drivers/clocksource/ |
| H A D | timer-zevio.c | 51 void __iomem *timer1, *timer2; member
67 writel(delta, timer->timer1 + IO_CURRENT_VAL); in zevio_timer_set_event()
69 timer->timer1 + IO_CONTROL); in zevio_timer_set_event()
83 writel(CNTL_STOP_TIMER, timer->timer1 + IO_CONTROL); in zevio_timer_shutdown()
108 writel(CNTL_STOP_TIMER, timer->timer1 + IO_CONTROL); in zevio_timer_interrupt()
131 timer->timer1 = timer->base + IO_TIMER1; in zevio_timer_add()
164 writel(CNTL_STOP_TIMER, timer->timer1 + IO_CONTROL); in zevio_timer_add()
165 writel(0, timer->timer1 + IO_DIVIDER); in zevio_timer_add()
|
| H A D | timer-orion.c | 139 /* we are only interested in timer1 irq */ in orion_timer_init()
142 pr_err("%pOFn: unable to parse timer1 irq\n", np); in orion_timer_init()
166 /* setup timer1 as clockevent timer */ in orion_timer_init()
|
| H A D | timer-npcm7xx.c | 184 "npcm7xx-timer1", timer_of_rate(&npcm7xx_to), in npcm7xx_clocksource_init()
203 /* Enable the clock for timer1, if it exists */ in npcm7xx_timer_init()
209 pr_warn("%pOF: Failed to get clock for timer1: %pe", np, clk); in npcm7xx_timer_init()
|
| H A D | arc_timer.c | 7 /* ARC700 has two 32bit independent prog Timers: TIMER0 and TIMER1, Each can be
9 * We've designated TIMER0 for clockevents and TIMER1 for clocksource
193 * 32bit TIMER1 to keep counting monotonically and wraparound
207 .name = "ARC Timer1",
|
| H A D | timer-ixp4xx.c | 159 * We use OS timer1 on the CPU for the timer tick and the timestamp
199 tmr->clkevt.name = "ixp4xx timer1"; in ixp4xx_timer_register()
210 IRQF_TIMER, "IXP4XX-TIMER1", tmr); in ixp4xx_timer_register()
|
| H A D | timer-fttmr010.c | 386 IRQF_TIMER, "FTTMR010-TIMER1", in fttmr010_common_init()
391 IRQF_TIMER, "FTTMR010-TIMER1", in fttmr010_common_init()
395 pr_err("FTTMR010-TIMER1 no IRQ\n"); in fttmr010_common_init()
399 fttmr010->clkevt.name = "FTTMR010-TIMER1"; in fttmr010_common_init()
|
| H A D | timer-owl.c | 131 timer1_irq = of_irq_get_byname(node, "timer1"); in owl_timer_init()
133 pr_err("Can't parse timer1 IRQ\n"); in owl_timer_init()
|
| H A D | Kconfig | 198 Enable 24-bit TIMER0 and TIMER1 counters in the NPCM7xx architecture,
199 where TIMER0 serves as clockevent and TIMER1 serves as clocksource.
307 These are legacy 32-bit TIMER0 and TIMER1 counters found on all ARC cores
309 TIMER0 serves as clockevent while TIMER1 provides clocksource.
|
| /linux/sound/isa/gus/ |
| H A D | gus_timer.c | 83 struct snd_timer *timer = gus->gf1.timer1; in snd_gf1_timer2_stop()
124 gus->gf1.timer1 = NULL;
138 if (gus->gf1.timer1 != NULL || gus->gf1.timer2 != NULL) in snd_gf1_timer2_free()
156 gus->gf1.timer1 = timer; in snd_gf1_timers_init()
172 if (gus->gf1.timer1) { in snd_gf1_timers_init()
173 snd_device_free(gus->card, gus->gf1.timer1); in snd_gf1_timers_init()
174 gus->gf1.timer1 = NULL; in snd_gf1_timers_init()
|
| /linux/arch/arm64/boot/dts/broadcom/stingray/ |
| H A D | stingray.dtsi | 347 clock-names = "timer1", "timer2", "apb_pclk";
351 timer1: timer@40000 { label
358 clock-names = "timer1", "timer2", "apb_pclk";
368 clock-names = "timer1", "timer2", "apb_pclk";
379 clock-names = "timer1", "timer2", "apb_pclk";
390 clock-names = "timer1", "timer2", "apb_pclk";
401 clock-names = "timer1", "timer2", "apb_pclk";
412 clock-names = "timer1", "timer2", "apb_pclk";
423 clock-names = "timer1", "timer2", "apb_pclk";
|
| /linux/arch/arc/boot/dts/ |
| H A D | skeleton.dtsi | 38 /* TIMER1 for free running clocksource */
39 timer1 {
|
| H A D | skeleton_hs.dtsi | 39 /* TIMER1 for free running clocksource: Fallback if rtc not found */
40 timer1 {
|
| /linux/Documentation/devicetree/bindings/timer/ |
| H A D | snps,arc-timer.yaml | 17 - Two identical copies TIMER0 and TIMER1 exist in ARC cores and historically
19 TIMER1 used for clocksource (mandatory for ARC700, optional for ARC HS)
|
| H A D | realtek,otto-timer.yaml | 29 - description: timer1 registers
40 - description: timer1 interrupt
|
| H A D | arm,sp804.yaml | 56 be 1 or 3 clocks. With 3 clocks, the order is timer0 clock, timer1
96 clock-names = "timer1", "timer2", "apb_pclk";
|
| H A D | ingenic,tcu.yaml | 178 - const: timer1
289 clock-names = "timer0", "timer1", "timer2", "timer3",
|
| /linux/arch/arm/boot/dts/cirrus/ |
| H A D | ep7209.dtsi | 23 timer0 = &timer1;
24 timer1 = &timer2;
117 timer1: timer@80000300 { label
|
| /linux/arch/arm64/boot/dts/altera/ |
| H A D | socfpga_stratix10_swvp.dts | 17 timer1 = &timer1;
|
| /linux/arch/mips/boot/dts/mobileye/ |
| H A D | eyeq5-pins.dtsi | 13 timer1_pins: timer1-pins {
14 function = "timer1";
|
| /linux/sound/drivers/opl3/ |
| H A D | opl3_lib.c | 92 /* Set timer1 to 0xff */ in snd_opl3_detect()
238 opl3->timer1 = timer; in snd_opl3_timer1_init()
282 timer = opl3->timer1; in snd_opl3_interrupt()
452 snd_device_free(opl3->card, opl3->timer1);
453 opl3->timer1 = NULL;
|
| /linux/arch/m68k/bvme6000/ |
| H A D | config.c | 182 * So, when reading the elapsed time, you should read timer1,
246 rtc->t1cr_omr |= 0x40; /* Latch timer1 */ in bvme6000_read_clk()
247 msb = rtc->t1msb; /* Read timer1 */ in bvme6000_read_clk()
248 v = (msb << 8) | rtc->t1lsb; /* Read timer1 */ in bvme6000_read_clk()
|
| /linux/drivers/pci/hotplug/ |
| H A D | cpcihp_zt5550.c | 113 * Disable timer0, timer1 and ENUM interrupts in zt5550_hc_config()
115 dbg("disabling timer0, timer1 and ENUM interrupts"); in zt5550_hc_config()
117 dbg("disabled timer0, timer1 and ENUM interrupts"); in zt5550_hc_config()
|
| /linux/drivers/net/wireless/ath/ath5k/ |
| H A D | pcu.c | 650 u32 timer1, timer2, timer3; in ath5k_hw_init_beacon_timers() local
658 /* In STA mode timer1 is used as next wakeup in ath5k_hw_init_beacon_timers()
663 timer1 = 0xffffffff; in ath5k_hw_init_beacon_timers()
666 timer1 = 0x0000ffff; in ath5k_hw_init_beacon_timers()
676 /* On non-STA modes timer1 is used as next DMA in ath5k_hw_init_beacon_timers()
679 timer1 = (next_beacon - AR5K_TUNE_DMA_BEACON_RESP) << 3; in ath5k_hw_init_beacon_timers()
698 ath5k_hw_reg_write(ah, timer1, AR5K_TIMER1); in ath5k_hw_init_beacon_timers()
|
| /linux/include/dt-bindings/pinctrl/ |
| H A D | k210-fpioa.h | 208 #define K210_PCF_TIMER1_TOGGLE1 194 /* TIMER1 Toggle Output 1 */
209 #define K210_PCF_TIMER1_TOGGLE2 195 /* TIMER1 Toggle Output 2 */
210 #define K210_PCF_TIMER1_TOGGLE3 196 /* TIMER1 Toggle Output 3 */
211 #define K210_PCF_TIMER1_TOGGLE4 197 /* TIMER1 Toggle Output 4 */
|
| /linux/drivers/watchdog/ |
| H A D | i6300esb.c | 49 #define ESB_TIMER1_REG(w) ((w)->base + 0x00)/* Timer1 value after each reset */
62 #define ESB_WDT_INTTYPE (0x03 << 0) /* Interrupt type on timer1 timeout */
260 * expiry of timer1 results in an interrupt and the expiry of in esb_initdevice()
|