Home
last modified time | relevance | path

Searched +full:reserved +full:- +full:ipi +full:- +full:vectors (Results 1 – 10 of 10) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/interrupt-controller/
H A Dmips-gic.txt4 It also supports local (per-processor) interrupts and software-generated
5 interrupts which can be used as IPIs. The GIC also includes a free-running
6 global timer, per-CPU count/compare timers, and a watchdog.
9 - compatible : Should be "mti,gic".
10 - interrupt-controller : Identifies the node as an interrupt controller
11 - #interrupt-cells : Specifies the number of cells needed to encode an
13 - The first cell is the type of interrupt, local or shared.
14 See <include/dt-bindings/interrupt-controller/mips-gic.h>.
15 - The second cell is the GIC interrupt number.
16 - The third cell encodes the interrupt flags.
[all …]
H A Dmti,gic.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/mti,gic.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Paul Burton <paulburton@kernel.org>
11 - Thomas Bogendoerfer <tsbogend@alpha.franken.de>
15 It also supports local (per-processor) interrupts and software-generated
16 interrupts which can be used as IPIs. The GIC also includes a free-running
17 global timer, per-CPU count/compare timers, and a watchdog.
23 "#interrupt-cells":
[all …]
/freebsd/sys/x86/x86/
H A Dlocal_apic.c1 /*-
2 * SPDX-License-Identifier: BSD-3-Clause
5 * All rights reserved.
15 * 3. Neither the name of the author nor the names of any co-contributors
91 /* Sanity checks on IDT vectors. */
98 * I/O interrupts use non-negative IRQ values. These values are used
99 * to mark unused IDT entries or IDT entries reserved for a non-I/O
102 #define IRQ_FREE -1
103 #define IRQ_TIMER -2
104 #define IRQ_SYSCALL -3
[all …]
/freebsd/sys/powerpc/powerpc/
H A Dintr_machdep.c1 /*-
2 * SPDX-License-Identifier: BSD-3-Clause
5 * All rights reserved.
34 /*-
36 * All rights reserved.
93 void *priv; /* PIC-private data */
100 int ipi; member
119 static u_int nvectors; /* Allocated vectors */
122 static u_int nirqs = 16; /* Allocated IRQS (ISA pre-allocated). */
152 **cookiep, int domain, bool ipi);
[all …]
/freebsd/sys/amd64/vmm/io/
H A Dvlapic_priv.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
5 * All rights reserved.
84 #define APIC_OFFSET_SELF_IPI 0x3F0 /* Self IPI register */
87 VCPU_CTR0((vlapic)->vm, (vlapic)->vcpuid, format)
90 VCPU_CTR1((vlapic)->vm, (vlapic)->vcpuid, format, p1)
93 VCPU_CTR2((vlapic)->vm, (vlapic)->vcpuid, format, p1, p2)
96 VCPU_CTR3((vlapic)->vm, (vlapic)->vcpuid, format, p1, p2, p3)
100 uint32_t *irrptr = &(vlapic)->apic_page->irr0; \
114 uint32_t *isrptr = &(vlapic)->apic_page->isr0; \
[all …]
H A Dvlapic.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
5 * All rights reserved.
62 #define x2apic(vlapic) (((vlapic)->msr_apicbase & APICBASE_X2APIC) ? 1 : 0)
65 * The 'vlapic->timer_mtx' is used to provide mutual exclusion between the
67 * - timer_freq_bt, timer_period_bt, timer_fire_bt
68 * - timer LVT register
70 #define VLAPIC_TIMER_LOCK(vlapic) mtx_lock_spin(&((vlapic)->timer_mtx))
71 #define VLAPIC_TIMER_UNLOCK(vlapic) mtx_unlock_spin(&((vlapic)->timer_mtx))
72 #define VLAPIC_TIMER_LOCKED(vlapic) mtx_owned(&((vlapic)->timer_mtx))
[all …]
/freebsd/sys/dev/pci/
H A Dpci.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
7 * All rights reserved.
88 (((cfg)->hdrtype == PCIM_HDRTYPE_NORMAL && reg == PCIR_BIOS) || \
89 ((cfg)->hdrtype == PCIM_HDRTYPE_BRIDGE && reg == PCIR_BIOS_1))
237 #define PCI_QUIRK_DISABLE_MSI 2 /* Neither MSI nor MSI-X work */
240 #define PCI_QUIRK_DISABLE_MSIX 5 /* MSI-X doesn't work */
255 * MSI doesn't work with the ServerWorks CNB20-HE Host Bridge
256 * or the CMIC-SL (AKA ServerWorks GC_LE).
274 * MSI doesn't work with devices behind the AMD 8131 HT-PCIX
[all …]
/freebsd/sys/amd64/vmm/intel/
H A Dvmx.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
5 * All rights reserved.
167 "HLT triggers a VM-exit");
171 0, "PAUSE triggers a VM-exit");
175 0, "WBINVD triggers a VM-exit");
212 static int pirvec = -1;
422 return "mce-during-entry"; in exit_reason_to_str()
426 return "apic-access"; in exit_reason_to_str()
448 return "apic-write"; in exit_reason_to_str()
[all …]
/freebsd/sys/amd64/vmm/amd/
H A Dsvm.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
5 * All rights reserved.
110 static MALLOC_DEFINE(M_SVM_VLAPIC, "svm-vlapic", "svm-vlapic");
269 asid[cpu].num = nasid - 1; in svm_modinit()
301 ctrl->tsc_offset = offset; in svm_set_tsc_offset()
306 vm_set_tsc_offset(vcpu->vcpu, offset); in svm_set_tsc_offset()
329 *index = -1; in svm_msr_index()
338 base += (MSR_PENTIUM_END - MSR_PENTIUM_START + 1); in svm_msr_index()
340 off = (msr - MSR_AMD6TH_START); in svm_msr_index()
[all …]
/freebsd/contrib/one-true-awk/testdir/
H A Dfunstack.in2 %%% BibTeX-file{
23 %%% (incompletely) 1970 -- 1979.
50 %%% covering 1958--1996 became too large (about
65 %%% Algorithms 1--492. For Algorithms 493--686,
72 %%% cross-referenced in both directions, so
75 %%% Corrigenda. Cross-referenced entries are
77 %%% that each is completely self-contained.
83 %%% ftp://netlib.bell-labs.com/netlib/toms.
88 %%% http://ciir.cs.umass.edu/cgi-bin/web_query_form/public/cacm2.1.
90 %%% The initial draft of entries for 1981 --
[all …]