Searched +full:pin +full:- +full:con +full:- +full:pdn (Results 1 – 18 of 18) sorted by relevance
/linux/arch/arm64/boot/dts/exynos/ |
H A D | exynos7885-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung Exynos7885 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos7885 SoC pin-mux and pin-config options are listed as 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include "exynos-pinctrl.h" 16 etc0: etc0-gpio-bank { 17 gpio-controller; 18 #gpio-cells = <2>; 20 interrupt-controller; 21 #interrupt-cells = <2>; [all …]
|
H A D | exynosautov9-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung's ExynosAutov9 SoC pin-mux and pin-config device tree source 7 * Samsung's ExynosAutov9 SoC pin-mux and pin-config options are listed as 11 #include "exynos-pinctrl.h" 14 gpa0: gpa0-gpio-bank { 15 gpio-controller; 16 #gpio-cells = <2>; 17 interrupt-controller; 18 #interrupt-cells = <2>; 19 interrupt-parent = <&gic>; [all …]
|
H A D | exynos2200-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause 3 * Samsung's Exynos 2200 SoC pin-mux and pin-config device tree source 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include "exynos-pinctrl.h" 12 gpa0: gpa0-gpio-bank { 13 gpio-controller; 14 #gpio-cells = <2>; 16 interrupt-controller; 17 #interrupt-cells = <2>; 18 interrupt-parent = <&gic>; [all …]
|
H A D | exynos7870-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung Exynos7870 SoC pin-mux and pin-config device tree source 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include "exynos-pinctrl.h" 13 etc0: etc0-gpio-bank { 14 gpio-controller; 15 #gpio-cells = <2>; 17 interrupt-controller; 18 #interrupt-cells = <2>; 21 etc1: etc1-gpio-bank { [all …]
|
H A D | exynos7870-j6lte.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 18 chassis-type = "handset"; 30 #address-cells = <2>; 31 #size-cells = <1>; 34 stdout-path = &serial2; 37 compatible = "simple-framebuffer"; [all …]
|
H A D | exynos7870-a2corelte.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 18 chassis-type = "handset"; 30 #address-cells = <2>; 31 #size-cells = <1>; 34 stdout-path = &serial2; 37 compatible = "simple-framebuffer"; [all …]
|
H A D | exynos7870-on7xelte.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 18 chassis-type = "handset"; 30 #address-cells = <2>; 31 #size-cells = <1>; 34 stdout-path = &serial2; 37 compatible = "simple-framebuffer"; [all …]
|
H A D | exynosautov920-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung's ExynosAutov920 SoC pin-mux and pin-config device tree source 7 * Samsung's ExynosAutov920 SoC pin-mux and pin-config options are listed as 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include "exynos-pinctrl.h" 16 gpa0: gpa0-gpio-bank { 17 gpio-controller; 18 #gpio-cells = <2>; 19 interrupt-controller; 20 #interrupt-cells = <2>; [all …]
|
/linux/arch/arm64/boot/dts/exynos/google/ |
H A D | gs101-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * GS101 SoC pin-mux and pin-config device tree source 5 * Copyright 2019-2023 Google LLC 6 * Copyright 2023 Linaro Ltd - <peter.griffin@linaro.org> 9 #include "gs101-pinctrl.h" 12 gpa0: gpa0-gpio-bank { 13 gpio-controller; 14 #gpio-cells = <2>; 15 interrupt-controller; 16 #interrupt-cells = <2>; [all …]
|
/linux/arch/arm/boot/dts/samsung/ |
H A D | exynos3250-artik5.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 13 #include <dt-bindings/clock/samsung,s2mps11.h> 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/interrupt-controller/irq.h> 26 stdout-path = &serial_2; 35 compatible = "samsung,secure-firmware"; 39 thermal-zones { 40 cpu_thermal: cpu-thermal { 41 cooling-maps { 44 cooling-device = <&cpu0 5 5>, [all …]
|
H A D | exynos4210-i9100.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung's Exynos4210 based Galaxy S2 (GT-I9100 version) device tree 11 /dts-v1/; 13 #include "exynos4412-ppmu-common.dtsi" 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/input/linux-event-codes.h> 19 model = "Samsung Galaxy S2 (GT-I9100)"; 21 chassis-type = "handset"; 35 stdout-path = "serial2:115200n8"; 38 vemmc_reg: regulator-0 { [all …]
|
H A D | exynos3250-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung's Exynos3250 SoCs pin-mux and pin-config device tree source 8 * Samsung's Exynos3250 SoCs pin-mux and pin-config options are listed as device 12 #include "exynos-pinctrl.h" 15 pin- ## _pin { \ 17 samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>; \ 18 samsung,pin-pud = <EXYNOS_PIN_PULL_ ##_pull>; \ 19 samsung,pin-drv = <EXYNOS4_PIN_DRV_ ##_drv>; \ 23 pin- ## _pin { \ 25 samsung,pin-con-pdn = <EXYNOS_PIN_PDN_ ##_mode>; \ [all …]
|
H A D | s5pv210-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung's S5PV210 SoC device tree source - pin control-related 6 * Copyright (c) 2013-2014 Samsung Electronics, Co. Ltd. 11 * Samsung's S5PV210 SoC pin banks, pin-mux and pin-config options are 15 #include "s5pv210-pinctrl.h" 18 pin- ## _pin { \ 20 samsung,pin-con-pdn = <S5PV210_PIN_PDN_ ##_mode>; \ 21 samsung,pin-pud-pdn = <S5PV210_PIN_PULL_ ##_pull>; \ 25 gpa0: gpa0-gpio-bank { 26 gpio-controller; [all …]
|
H A D | exynos4x12-pinctrl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung's Exynos4x12 SoCs pin-mux and pin-config device tree source 8 * Samsung's Exynos4x12 SoCs pin-mux and pin-config options are listed as device 12 #include "exynos-pinctrl.h" 15 pin- ## _pin { \ 17 samsung,pin-con-pdn = <EXYNOS_PIN_PDN_ ##_mode>; \ 18 samsung,pin-pud-pdn = <EXYNOS_PIN_PULL_ ##_pull>; \ 22 gpa0: gpa0-gpio-bank { 23 gpio-controller; 24 #gpio-cells = <2>; [all …]
|
/linux/Documentation/devicetree/bindings/pinctrl/ |
H A D | samsung,pinctrl-pins-cfg.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/samsung,pinctrl-pins-cfg.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Samsung S3C/S5P/Exynos SoC pin controller - pins configuration 10 - Krzysztof Kozlowski <krzk@kernel.org> 11 - Sylwester Nawrocki <s.nawrocki@samsung.com> 12 - Tomasz Figa <tomasz.figa@gmail.com> 15 This is a part of device tree bindings for Samsung S3C/S5P/Exynos SoC pin 18 Pins configuration for Samsung S3C/S5P/Exynos SoC pin controller. [all …]
|
/linux/drivers/pinctrl/samsung/ |
H A D | pinctrl-samsung.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 // pin-controller/pin-mux/pin-config/gpio-driver for Samsung's SoC's. 32 #include "pinctrl-samsung.h" 42 { "samsung,pin-pud", PINCFG_TYPE_PUD }, 43 { "samsung,pin-drv", PINCFG_TYPE_DRV }, 44 { "samsung,pin-con-pdn", PINCFG_TYPE_CON_PDN }, 45 { "samsung,pin-pud-pdn", PINCFG_TYPE_PUD_PDN }, 46 { "samsung,pin-val", PINCFG_TYPE_DAT }, 53 return pmx->nr_groups; in samsung_get_group_count() 61 return pmx->pin_groups[group].name; in samsung_get_group_name() [all …]
|
/linux/arch/arm64/boot/dts/rockchip/ |
H A D | rk3399-eaidk-610.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 7 #include <dt-bindings/input/linux-event-codes.h> 8 #include <dt-bindings/pwm/pwm.h> 9 #include <dt-bindings/usb/pd.h> 13 model = "OPEN AI LAB EAIDK-610"; 14 compatible = "openailab,eaidk-610", "rockchip,rk3399"; 24 compatible = "pwm-backlight"; 26 brightness-levels = < 59 default-brightness-level = <200>; [all …]
|
H A D | rk3588s-coolpi-4b.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 5 * https://cool-pi.com/topic/130/coolpi-4b-product-spec-introduction 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/leds/common.h> 13 #include <dt-bindings/pinctrl/rockchip.h> 14 #include <dt-bindings/soc/rockchip,vop2.h> 19 compatible = "coolpi,pi-4b", "rockchip,rk3588s"; 27 analog-sound { 28 compatible = "audio-graph-card"; [all …]
|