Home
last modified time | relevance | path

Searched +full:per +full:- +full:channel (Results 1 – 25 of 1016) sorted by relevance

12345678910>>...41

/linux/sound/pci/ca0106/
H A Dca0106.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * Copyright (c) 2004 James Courtier-Dutton <James@superbug.demon.co.uk>
11 * Support interrupts per period.
12 * Removed noise from Center/LFE channel when in Analog mode.
50 * Implement support for Line-in capture on SB Live 24bit.
73 #define IPR_MIDI_RX_B 0x00020000 /* MIDI UART-B Receive buffer non-empty */
74 #define IPR_MIDI_TX_B 0x00010000 /* MIDI UART-B Transmit buffer empty */
87 #define IPR_MIDI_RX_A 0x00000004 /* MIDI UART-A Receive buffer non-empty */
88 #define IPR_MIDI_TX_A 0x00000002 /* MIDI UART-A Transmit buffer empty */
93 #define INTE_MIDI_RX_B 0x00020000 /* MIDI UART-B Receive buffer non-empty */
[all …]
/linux/include/linux/
H A Drelay.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 * Copyright (C) 2002, 2003 - Tom Zanussi (zanussi@us.ibm.com), IBM Corp
6 * Copyright (C) 1999, 2000, 2001, 2002 - Karim Yaghmour (karim@opersys.com)
48 * Per-cpu relay channel buffer
52 void *start; /* start of channel buffer */
53 void *data; /* start of current sub-buffer */
54 size_t offset; /* current offset into sub-buffer */
55 size_t subbufs_produced; /* count of sub-buffers produced */
56 size_t subbufs_consumed; /* count of sub-buffers consumed */
57 struct rchan *chan; /* associated channel */
[all …]
/linux/Documentation/devicetree/bindings/iio/afe/
H A Dtemperature-transducer.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/afe/temperature-transducer.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Liam Beguin <liambeguin@gmail.com>
19 When an io-channel measures the output voltage of a temperature analog front
35 -----
37 +---+---+
39 +---+---+ -----
41 V proportional to T +----+----+
[all …]
H A Dtemperature-sense-rtd.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/iio/afe/temperature-sense-rtd.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Liam Beguin <liambeguin@gmail.com>
17 When an io-channel measures the output voltage across an RTD such as a
25 T = 1 / (alpha * r0 * iexc) * (V - r0 * iexc)
30 -----
32 +---+----+
34 +---+----+
[all …]
/linux/drivers/hwmon/
H A Dnct7904.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * nct7904.c - driver for Nuvoton NCT7904D.
58 #define VSEN1_HV_LL_REG 0x02 /* Bank 1; 2 regs (HV/LV) per sensor */
59 #define VSEN1_LV_LL_REG 0x03 /* Bank 1; 2 regs (HV/LV) per sensor */
60 #define VSEN1_HV_HL_REG 0x00 /* Bank 1; 2 regs (HV/LV) per sensor */
61 #define VSEN1_LV_HL_REG 0x01 /* Bank 1; 2 regs (HV/LV) per senso
220 nct7904_read_fan(struct device * dev,u32 attr,int channel,long * val) nct7904_read_fan() argument
272 nct7904_fan_is_visible(const void * _data,u32 attr,int channel) nct7904_fan_is_visible() argument
299 nct7904_read_in(struct device * dev,u32 attr,int channel,long * val) nct7904_read_in() argument
364 nct7904_in_is_visible(const void * _data,u32 attr,int channel) nct7904_in_is_visible() argument
387 nct7904_read_temp(struct device * dev,u32 attr,int channel,long * val) nct7904_read_temp() argument
504 nct7904_temp_is_visible(const void * _data,u32 attr,int channel) nct7904_temp_is_visible() argument
539 nct7904_read_pwm(struct device * dev,u32 attr,int channel,long * val) nct7904_read_pwm() argument
564 nct7904_write_temp(struct device * dev,u32 attr,int channel,long val) nct7904_write_temp() argument
609 nct7904_write_fan(struct device * dev,u32 attr,int channel,long val) nct7904_write_fan() argument
636 nct7904_write_in(struct device * dev,u32 attr,int channel,long val) nct7904_write_in() argument
695 nct7904_write_pwm(struct device * dev,u32 attr,int channel,long val) nct7904_write_pwm() argument
720 nct7904_pwm_is_visible(const void * _data,u32 attr,int channel) nct7904_pwm_is_visible() argument
732 nct7904_read(struct device * dev,enum hwmon_sensor_types type,u32 attr,int channel,long * val) nct7904_read() argument
749 nct7904_write(struct device * dev,enum hwmon_sensor_types type,u32 attr,int channel,long val) nct7904_write() argument
767 nct7904_is_visible(const void * data,enum hwmon_sensor_types type,u32 attr,int channel) nct7904_is_visible() argument
[all...]
/linux/Documentation/scsi/
H A Dadvansys.rst1 .. SPDX-License-Identifier: GPL-2.0
8 RISC-based, Bus-Mastering, Fast (10 Mhz) and Ultra (20 Mhz) Narrow
9 (8-bit transfer) SCSI Host Adapters for the ISA, EISA, VL, and PCI
10 buses and RISC-based, Bus-Mastering, Ultra (20 Mhz) Wide (16-bit
21 - ABP-480 - Bus-Master CardBus (16 CDB)
24 - ABP510/5150 - Bus-Master ISA (240 CDB)
25 - ABP5140 - Bus-Master ISA PnP (16 CDB)
26 - ABP5142 - Bus-Master ISA PnP with floppy (16 CDB)
27 - ABP902/3902 - Bus-Master PCI (16 CDB)
28 - ABP3905 - Bus-Master PCI (16 CDB)
[all …]
/linux/Documentation/filesystems/
H A Drelay.rst1 .. SPDX-License-Identifier: GPL-2.0
9 to userspace via user-defined 'relay channels'.
11 A 'relay channel' is a kernel->user data relay mechanism implemented
12 as a set of per-cpu kernel buffers ('channel buffers'), each
14 clients write into the channel buffers using efficient write
15 functions; these automatically log into the current cpu's channel
19 are associated with the channel buffers using the API described below.
21 The format of the data logged into the channel buffers is completely
25 filtering - this also is left to the kernel client. The purpose is to
30 functions in the relay interface code - please see that for details.
[all …]
/linux/include/linux/platform_data/
H A Ddma-dw.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 * Copyright (C) 2010-2011 ST Microelectronics
22 * struct dw_dma_slave - Controller-specific information about a slave
27 * @m_master: memory master for transfers on allocated channel
28 * @p_master: peripheral master for transfers on allocated channel
43 * struct dw_dma_platform_data - Controller configuration parameters
47 * @chan_priority: Set channel priority increasing from 0 to 7 or 7 to 0.
49 * @data_width: Maximum data width supported by hardware per AHB master
51 * @multi_block: Multi block transfers supported by hardware per channel.
53 * per channel (in units of CTL.SRC_TR_WIDTH/CTL.DST_TR_WIDTH).
[all …]
/linux/drivers/slimbus/
H A Dslimbus.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Copyright (c) 2011-2017, The Linux Foundation
14 /* Standard values per SLIMbus spec needed by controllers and devices */
48 /* Data channel management messages */
64 /* Clock pause values per SLIMbus spec */
74 /* Standard values per SLIMbus spec needed by controllers and devices */
82 /* Standard values per SLIMbus spec needed by controllers and devices */
86 /* Manager's logical address is set to 0xFF per spec */
91 * struct slim_framer - Represents SLIMbus framer.
94 * Manager is responsible for framer hand-over.
[all …]
/linux/drivers/net/wireless/broadcom/brcm80211/brcmfmac/
H A Dfwil_types.h1 // SPDX-License-Identifier: ISC
38 #define BRCMF_STA_SCBSTATS 0x00004000 /* Per STA debug stats */
56 /* masks for channel and ssid count */
79 #define BRCMF_OBSS_COEX_AUTO (-1)
88 /* Wakeup on loss-of-link due to Disassoc/Deauth: */
98 /* Wakeup after receipt of EAP-Identity Req: */
237 __le32 channel; member
255 * struct tdls_iovar - common structure for tdls iovars.
259 * @chanspec: channel specification.
337 u8 ctl_ch; /* 802.11N BSS control channel number */
[all …]
/linux/drivers/net/wireless/intel/iwlwifi/mld/
H A Dscan.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2024-2025 Intel Corporation
53 return SCAN_OFFLOAD_PROBE_REQ_SIZE - DRIVER_TOTAL_IES_LEN; in iwl_mld_scan_max_template_size()
66 /* enum iwl_mld_pass_all_sched_results_states - Defines the states for
82 * enum iwl_mld_traffic_load - Levels of traffic load
95 * struct iwl_mld_scan - Scan data
98 * @uid_status: array to track the scan status per uid.
143 * struct iwl_mld_survey_channel - per-channel survey information
147 * @time: time in ms the radio was on the channel
148 * @time_busy: time in ms the channel was sensed busy
[all …]
/linux/drivers/net/wireless/intel/iwlwifi/fw/api/
H A Dscan.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2012-2014, 2018-2025 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
13 * enum iwl_scan_subcmd_ids - sca
397 u8 channel; global() member
875 struct iwl_scan_umac_chan_param channel; global() member
886 struct iwl_scan_umac_chan_param channel; global() member
900 struct iwl_scan_umac_chan_param channel; global() member
915 struct iwl_scan_umac_chan_param channel; global() member
930 struct iwl_scan_umac_chan_param channel; global() member
1191 u8 channel; global() member
1235 u8 channel; global() member
1302 __le32 channel; global() member
[all...]
H A Dtdls.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2012-2014, 2018, 2024-2025 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
11 #include "fw/api/phy-ctxt.h"
23 * struct iwl_tdls_channel_switch_timing - Switch timing in TDLS channel-switch
24 * @frame_timestamp: GP2 timestamp of channel-switch request/response packet
27 * to the TDLS off-channel communication. For instance if the DTIM is
30 * @switch_time: switch time the peer sent in its channel switch timing IE
31 * @switch_timeout: switch timeout the peer sent in its channel switch timing IE
[all …]
H A Dnvm-reg.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2012-2014, 2018-2025 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
11 * enum iwl_regulatory_and_nvm_subcmd_ids - regulator
[all...]
/linux/Documentation/ABI/testing/
H A Ddebugfs-scmi-raw7 in little-endian binary format to have it sent to the configured
22 in little-endian binary format to have it sent to the configured
40 little-endian binary format to have it sent to the configured
55 polling-mode; write a complete SCMI asynchronous command message
56 (header included) in little-endian binary format to have it sent
58 polling-mode on the reception path of the immediate part of the
74 Description: SCMI Raw message errors facility; any kind of timed-out or
101 different test-run.
110 in little-endian binary format to have it sent to the configured
112 channel.
[all …]
/linux/include/sound/sof/
H A Dchannel_map.h1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */
16 * \brief Channel map, specifies transformation of one-to-many or many-to-one.
18 * In case of one-to-many specifies how the output channels are computed out of
19 * a single source channel,
20 * in case of many-to-one specifies how a single target channel is computed
23 * Channel index specifies position of the channel in the stream on the 'one'
29 * Channel mask describes which channels are taken into account on the "many"
30 * side. Bit[i] set to 1 means that i-th channel is used for computation
33 * Channel mask is followed by array of coefficients in Q2.30 format,
34 * one per each channel set in the mask (left to right, LS bit set in the
[all …]
/linux/sound/firewire/dice/
H A Ddice-interface.h1 /* SPDX-License-Identifier: GPL-2.0 */
11 * block read transactions with at least quadlet-aligned offset and length.
12 * Writes are not allowed except where noted; quadlet-sized registers must be
15 * All values are in big endian. The DICE firmware runs on a little-endian CPU
16 * and just byte-swaps _all_ quadlets on the bus, so values without endianness
17 * (e.g. strings) get scrambled and must be byte-swapped again by the driver.
32 * size values are measured in quadlets. Read-only.
50 * Stores the full 64-bit address (node ID and offset in the node's address
60 * A bitmask with asynchronous events; read-only. When any event(s) happen,
74 /* Other bits may be used for device-specific events. */
[all …]
/linux/sound/pci/emu10k1/
H A Dp16v.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * Copyright (c) by James Courtier-Dutton <James@superbug.demon.co.uk>
11 /* Audigy2 P16V pointer-offset register set, accessed through the PTR2 and DATA2 registers …
25 #define PLAYBACK_LIST_SIZE 0x01 /* Size of list in bytes << 16. E.g. 8 periods -> 0x00380000 */
41 /* [0:1] Capture input 0 channel select. 0 = Capture output 0.
45 * [3:2] Capture input 1 channel select. 0 = Capture output 0.
49 * [5:4] Capture input 2 channel select. 0 = Capture output 0.
53 * [7:6] Capture input 3 channel select. 0 = Capture output 0.
57 * [9:8] Playback input 0 channel select. 0 = Play output 0.
61 * [11:10] Playback input 1 channel select. 0 = Play output 0.
[all …]
/linux/drivers/video/fbdev/
H A Dpxa3xx-regs.h1 /* SPDX-License-Identifier: GPL-2.0 */
20 #define FBR0 (0x020) /* DMA Channel 0 Frame Branch Register */
21 #define FBR1 (0x024) /* DMA Channel 1 Frame Branch Register */
22 #define FBR2 (0x028) /* DMA Channel 2 Frame Branch Register */
23 #define FBR3 (0x02C) /* DMA Channel 2 Frame Branch Register */
24 #define FBR4 (0x030) /* DMA Channel 2 Frame Branch Register */
25 #define FBR5 (0x110) /* DMA Channel 2 Frame Branch Register */
26 #define FBR6 (0x114) /* DMA Channel 2 Frame Branch Register */
49 #define FDADR0 (0x200) /* DMA Channel 0 Frame Descriptor Address Register */
50 #define FDADR1 (0x210) /* DMA Channel 1 Frame Descriptor Address Register */
[all …]
/linux/drivers/misc/
H A Dhpilo.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 * Copyright (C) 2008 Hewlett-Packard Development Company, L.P.
16 /* max number of open channel control blocks per device, hw limited to 32 */
18 /* min number of open channel control blocks per device, hw limited to 32 */
26 /* per spin wait time in usec */
32 * Per device, used to track global memory allocations.
41 /* shared memory on device used for channel control blocks */
52 * -> alloc_lock used when adding/removing/searching ccb_alloc,
54 * --> fifo_lock controls access to fifo queues shared with hw
75 * Channel control block. Used to manage hardware queues.
[all …]
/linux/sound/virtio/
H A Dvirtio_chmap.c1 // SPDX-License-Identifier: GPL-2.0+
3 * virtio-snd: Virtio sound device
10 /* VirtIO->ALSA channel position map */
52 * virtsnd_chmap_parse_cfg() - Parse the channel map configuration.
58 * Return: 0 on success, -errno on failure.
62 struct virtio_device *vdev = snd->vdev; in virtsnd_chmap_parse_cfg()
66 virtio_cread_le(vdev, struct virtio_snd_config, chmaps, &snd->nchmaps); in virtsnd_chmap_parse_cfg()
67 if (!snd->nchmaps) in virtsnd_chmap_parse_cfg()
70 snd->chmaps = devm_kcalloc(&vdev->dev, snd->nchmaps, in virtsnd_chmap_parse_cfg()
71 sizeof(*snd->chmaps), GFP_KERNEL); in virtsnd_chmap_parse_cfg()
[all …]
/linux/Documentation/devicetree/bindings/dma/
H A Dti-edma.txt3 The eDMA3 consists of two components: Channel controller (CC) and Transfer
5 responsible for the DMA channel handling, while the TCs are responsible to
8 ------------------------------------------------------------------------------
9 eDMA3 Channel Controller
12 --------------------
13 - compatible: Should be:
14 - "ti,edma3-tpcc" for the channel controller(s) on OMAP,
16 - "ti,k2g-edma3-tpcc", "ti,edma3-tpcc" for the
17 channel controller(s) on 66AK2G.
18 - #dma-cells: Should be set to <2>. The first number is the DMA request
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dimg,i2s-in.txt5 - compatible : Compatible list, must contain "img,i2s-in"
7 - #sound-dai-cells : Must be equal to 0
9 - reg : Offset and length of the register set for the device
11 - clocks : Contains an entry for each entry in clock-names
13 - clock-names : Must include the following entry:
16 - dmas: Contains an entry for each entry in dma-names.
18 - dma-names: Must include the following entry:
19 "rx" Single DMA channel used by all active I2S channels
21 - img,i2s-channels : Number of I2S channels instantiated in the I2S in block
25 - interrupts : Contains the I2S in interrupts. Depending on
[all …]
/linux/Documentation/devicetree/bindings/dma/xilinx/
H A Dxilinx_dma.txt2 It can be configured to have one channel or two channels. If configured
7 target devices. It can be configured to have one channel or two channels.
11 Xilinx AXI CDMA engine, it does transfers between memory-mapped source
12 address and a memory-mapped destination address.
19 - compatible: Should be one of-
20 "xlnx,axi-vdma-1.00.a"
21 "xlnx,axi-dma-1.00.a"
22 "xlnx,axi-cdma-1.00.a"
23 "xlnx,axi-mcdma-1.00.a"
24 - #dma-cells: Should be <1>, see "dmas" property below
[all …]
/linux/drivers/dma/
H A Dfsldma.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright (C) 2007-2010 Freescale Semiconductor, Inc. All rights reserved.
18 * command. Please be aware that this setting may result in read pre-fetching
29 #include <linux/dma-mapping.h>
40 dev_dbg(chan->dev, "%s: " fmt, chan->name, ##arg)
42 dev_err(chan->dev, "%s: " fmt, chan->name, ##arg)
52 FSL_DMA_OUT(chan, &chan->regs->sr, val, 32); in set_sr()
57 return FSL_DMA_IN(chan, &chan->regs->sr, 32); in get_sr()
62 FSL_DMA_OUT(chan, &chan->regs->mr, val, 32); in set_mr()
67 return FSL_DMA_IN(chan, &chan->regs->mr, 32); in get_mr()
[all …]

12345678910>>...41