Home
last modified time | relevance | path

Searched +full:ls2k0500 +full:- +full:eiointc (Results 1 – 2 of 2) sorted by relevance

/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dloongson,eiointc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/loongson,eiointc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Binbin Zhou <zhoubinbin@loongson.cn>
13 This interrupt controller is found on the Loongson-3 family chips and
14 Loongson-2K series chips and is used to distribute interrupts directly to
18 - $ref: /schemas/interrupt-controller.yaml#
23 - loongson,ls2k0500-eiointc
24 - loongson,ls2k2000-eiointc
[all …]
/linux/drivers/irqchip/
H A Dirq-loongson-eiointc.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2020-2022 Loongson Technology Corporation Limited
8 #define pr_fmt(fmt) "eiointc: " fmt
20 #include "irq-loongson.h"
85 /* EIO node 0 is in charge of inter-node interrupt dispatch */ in eiointc_set_irq_route()
99 struct eiointc_priv *priv = d->domain->host_data; in eiointc_set_irq_affinity()
103 cpu = cpumask_first_and_and(&priv->cpuspan_map, affinity, cpu_online_mask); in eiointc_set_irq_affinity()
106 return -EINVAL; in eiointc_set_irq_affinity()
109 vector = d->hwirq; in eiointc_set_irq_affinity()
114 0x0, priv->node * CORES_PER_EIO_NODE); in eiointc_set_irq_affinity()
[all …]