Home
last modified time | relevance | path

Searched full:ipq8064 (Results 1 – 25 of 27) sorted by relevance

12

/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,gcc-ipq8064.yaml4 $id: http://devicetree.org/schemas/clock/qcom,gcc-ipq8064.yaml#
7 title: Qualcomm Global Clock & Reset Controller on IPQ8064
14 domains on IPQ8064.
17 include/dt-bindings/clock/qcom,gcc-ipq806x.h (qcom,gcc-ipq8064)
18 include/dt-bindings/reset/qcom,gcc-ipq806x.h (qcom,gcc-ipq8064)
26 - const: qcom,gcc-ipq8064
64 compatible = "qcom,gcc-ipq8064", "syscon";
72 compatible = "qcom,ipq8064-tsens";
H A Dqcom,kpss-gcc.yaml21 - qcom,kpss-gcc-ipq8064
54 - qcom,kpss-gcc-ipq8064
76 compatible = "qcom,kpss-gcc-ipq8064", "qcom,kpss-gcc", "syscon";
H A Dqcom,lcc.yaml16 - qcom,lcc-ipq8064
116 compatible = "qcom,lcc-ipq8064";
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dqcom,ipq8064-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,ipq8064-pinctrl.yaml#
7 title: Qualcomm Technologies, Inc. IPQ8064 TLMM block
13 Top Level Mode Multiplexer pin controller in Qualcomm IPQ8064 SoC.
20 const: qcom,ipq8064-pinctrl
33 - $ref: "#/$defs/qcom-ipq8064-tlmm-state"
36 $ref: "#/$defs/qcom-ipq8064-tlmm-state"
40 qcom-ipq8064-tlmm-state:
85 compatible = "qcom,ipq8064-pinctrl";
/linux/arch/arm/boot/dts/qcom/
H A Dqcom-ipq8064-v2.0.dtsi3 #include "qcom-ipq8064.dtsi"
6 model = "Qualcomm Technologies, Inc. IPQ8064-v2.0";
44 compatible = "qcom,pcie-ipq8064-v2";
48 compatible = "qcom,pcie-ipq8064-v2";
52 compatible = "qcom,pcie-ipq8064-v2";
H A Dqcom-ipq8064-ap148.dts2 #include "qcom-ipq8064-v1.0.dtsi"
5 model = "Qualcomm Technologies, Inc. IPQ8064/AP-148";
6 compatible = "qcom,ipq8064-ap148", "qcom,ipq8064";
H A Dqcom-ipq8064-v1.0.dtsi2 #include "qcom-ipq8064.dtsi"
7 model = "Qualcomm Technologies, Inc. IPQ8064-v1.0";
H A Dqcom-ipq8064-rb3011.dts2 #include "qcom-ipq8064.dtsi"
8 compatible = "mikrotik,rb3011", "qcom,ipq8064";
/linux/Documentation/devicetree/bindings/net/
H A Dqcom,ipq8064-mdio.yaml4 $id: http://devicetree.org/schemas/net/qcom,ipq8064-mdio.yaml#
21 const: qcom,ipq8064-mdio
46 compatible = "qcom,ipq8064-mdio";
/linux/drivers/clk/qcom/
H A Dclk-krait.c32 /* apq/ipq8064 Errata: disable sec_src clock gating during switch. */ in __krait_mux_set_sel()
46 /* apq/ipq8064 Errata: re-enabled sec_src clock gating. */ in __krait_mux_set_sel()
H A Dlcc-ipq806x.c436 { .compatible = "qcom,lcc-ipq8064" },
/linux/Documentation/devicetree/bindings/usb/
H A Dqcom,dwc3.yaml32 - qcom,ipq8064-dwc3
200 - qcom,ipq8064-dwc3
491 - qcom,ipq8064-dwc3
/linux/drivers/dma/qcom/
H A DKconfig9 controller, as present on MSM8x60, APQ8064, and IPQ8064 devices.
/linux/Documentation/devicetree/bindings/mfd/
H A Dqcom,tcsr.yaml48 - qcom,tcsr-ipq8064
/linux/Documentation/devicetree/bindings/soc/qcom/
H A Dqcom,rpm.yaml24 - qcom,rpm-ipq8064
H A Dqcom,saw2.yaml30 - qcom,ipq8064-saw2-cpu
/linux/Documentation/devicetree/bindings/dma/
H A Dqcom,bam-dma.yaml20 # APQ8064, IPQ8064 and MSM8960
/linux/Documentation/devicetree/bindings/nvmem/
H A Dqcom,qfprom.yaml26 - qcom,ipq8064-qfprom
/linux/drivers/pinctrl/qcom/
H A Dpinctrl-ipq8064.c624 { .compatible = "qcom,ipq8064-pinctrl", },
630 .name = "ipq8064-pinctrl",
649 MODULE_DESCRIPTION("Qualcomm IPQ8064 pinctrl driver");
/linux/Documentation/devicetree/bindings/cpufreq/
H A Dqcom-cpufreq-nvmem.yaml32 - qcom,ipq8064
/linux/sound/soc/qcom/
H A Dlpass-ipq806x.c6 * Splited out the IPQ8064 soc specific from lpass-cpu.c
/linux/drivers/soc/qcom/
H A Dqcom_gsbi.c118 { .compatible = "qcom,tcsr-ipq8064", .data = &config_ipq8064},
/linux/Documentation/devicetree/bindings/opp/
H A Dopp-v2-kryo-cpu.yaml73 1: IPQ8064/IPQ8066/IPQ8068
/linux/drivers/net/dsa/qca/
H A Dqca8k-8xxx.c1069 /* SoC specific settings for ipq8064. in qca8k_setup_mac_pwr_sel()
1073 if (of_machine_is_compatible("qcom,ipq8064")) in qca8k_setup_mac_pwr_sel()
/linux/drivers/mfd/
H A Dqcom_rpm.c441 { .compatible = "qcom,rpm-ipq8064", .data = &ipq806x_template },

12