Home
last modified time | relevance | path

Searched full:interrupts (Results 876 – 900 of 1098) sorted by relevance

1...<<31323334353637383940>>...44

/titanic_52/usr/src/uts/common/io/atge/
H A Datge_l1.c804 * Disable interrupts. in atge_l1_interrupt()
/titanic_52/usr/src/cmd/mdb/sparc/kmdb/
H A Dkaif.c594 * we need keep interrupts disabled. If it's a branch, we may need in kaif_step()
/titanic_52/usr/src/uts/sun4/os/
H A Dmachdep.c753 * mstate while handling interrupts. Such time should be reported
/titanic_52/usr/src/uts/common/io/
H A Dmem.c860 * to go into an infinite loop at pil 13 and no interrupts in mmsegmap()
/titanic_52/usr/src/uts/common/io/xge/hal/xgehal/
H A Dxgehal-stats.c853 * number of completions per interrupt, number of traffic interrupts, etc.
/titanic_52/usr/src/uts/common/io/scsi/adapters/pmcs/
H A Dpmcs_nvram.c42 * interrupts are enabled.
/titanic_52/usr/src/cmd/bc/
H A Dbc.y849 (void) signal(SIGINT, SIG_IGN); /* ignore all interrupts */ in yyinit()
/titanic_52/usr/src/uts/common/io/nxge/
H A Dnxge_hio_guest.c545 * Uninitialize interrupts. in nxge_hio_vr_release()
/titanic_52/usr/src/cmd/auditd/
H A Dauditd.c32 * The major interrupts are SIGHUP (start over), SIGTERM (start shutting down),
/titanic_52/usr/src/uts/common/io/mwl/
H A Dmwl.c2461 mwl_hal_intrset(sc, 0); /* disable interrupts */ in mwl_chan_set()
3455 * Enable interrupts. in mwl_init()
4092 "no fixed interrupts\n"); in mwl_attach()
4325 * Disable all interrupts in mwl_quiesce()
/titanic_52/usr/src/uts/sun4u/starfire/io/
H A Ddrmach.c2394 * cpu's ecache, disabling interrupts (by turning of the ET bit in in drmach_cpu_obp_detach()
3736 * Quiesce interrupts on the target CPU. We do this by setting in drmach_cpu_poweroff()
3739 * This prevents the processor from receiving any new soft interrupts. in drmach_cpu_poweroff()
/titanic_52/usr/src/uts/common/sys/
H A Ddtrace_impl.h309 * call context, interrupts are disabled, and the active and the inactive
312 * inactive equivalents, and clearing the state fields. Because interrupts are
H A Dkstat.h562 * Measurement of the spurious class of interrupts is useful for
/titanic_52/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/device/
H A Dlm_hw_attn.c155 //mask read length error interrupts in brb for parser (parsing unit and 'checksum and crc' unit) in enable_blocks_attention()
1843 /* Disable HW interrupts */ in lm_handle_deassertion_processing()
/titanic_52/usr/src/uts/common/io/ib/adapters/tavor/
H A Dtavor_event.c102 * EQs to specific interrupts or MSIs XXX in tavor_eq_init_all()
609 * interrupts the bit corresponds to the value in 'inta_pin'. in tavor_isr()
/titanic_52/usr/src/cmd/fs.d/
H A Dumount.c633 * Try to handle interrupts in a reasonable way. in parumount()
/titanic_52/usr/src/uts/intel/io/pci/
H A Dpci_pci.c698 "interrupts", -1) != -1) { in ppb_initchild()
/titanic_52/usr/src/uts/i86pc/cpu/authenticamd/
H A Dauthamd_main.c376 * If requested also disable the interrupts taken on counter overflow
/titanic_52/usr/src/uts/i86pc/ml/
H A Dcpr_wakecode.s234 * - Interrupts are disabled.
/titanic_52/usr/src/grub/grub-0.97/netboot/
H A Deepro100.c556 /* Disable interrupts on our PCI board by setting the mask bit */ in eepro100_disable()
/titanic_52/usr/src/uts/sun4u/io/
H A Dtodds1287.c44 * the Fail-safe timer due to limitation in handling interrupts,
H A Dsbd_cpu.c923 "disable interrupts on cpu %d", in sbd_cancel_cpu()
/titanic_52/usr/src/uts/common/io/vioblk/
H A Dvioblk.c317 * Now in polling mode. Interrupts are off, so we
/titanic_52/usr/src/cmd/bnu/
H A Dperfstat.c526 float ticks; /* Clock interrupts per second. */
/titanic_52/usr/src/uts/common/crypto/io/
H A Ddca.c615 dca_diperror(dip, "hilevel interrupts not supported"); in dca_attach()
789 /* enable interrupts on the device */ in dca_attach()
970 /* disable device interrupts */ in dca_detach()
2492 * disabling of all interrupts from the device. in dca_failure()

1...<<31323334353637383940>>...44