Home
last modified time | relevance | path

Searched full:interrupts (Results 326 – 350 of 1128) sorted by relevance

1...<<11121314151617181920>>...46

/illumos-gate/usr/src/uts/sun4u/io/
H A Drmc_comm.conf37 #interrupts = 1;
/illumos-gate/usr/src/uts/sun4u/sys/pci/
H A Dpci_nexus.h41 uint32_t pci_ispec_intr; /* dev "interrupts" prop or imap */
/illumos-gate/usr/src/uts/i86pc/ml/
H A Dmpcore.S45 * - Interrupts are disabled.
59 * - Put CPU into halted state with interrupts disabled
/illumos-gate/usr/src/uts/intel/amd64/sys/
H A Dprivregs.h59 * Extra frame for mdb to follow through high level interrupts and
255 * interrupt gate handler, i.e. interrupts are -already- disabled.
/illumos-gate/usr/src/uts/sun4/ml/
H A Dsubr_asm.S52 * disable interrupts, clear Address Mask to access 64 bit physaddr
69 * disable interrupts, clear Address Mask to access 64 bit physaddr
/illumos-gate/usr/src/man/man3cpc/
H A Dcpc_bind_event.3cpc377 counter overflows. Some processors offer more control over when interrupts will
419 frequent interrupts and samples lead to less perturbation of the system.
/illumos-gate/usr/src/uts/common/io/bnx/
H A Dbnxhwi.c240 /* Enable interrupts. */ in bnx_hdwr_acquire()
260 /* Disable interrupts. */ in bnx_hdwr_release()
/illumos-gate/usr/src/uts/common/io/dmfe/
H A Ddmfe_impl.h128 CHIP_RUNNING /* with interrupts */
189 * faster operations (e.g. interrupts) aren't delayed by
/illumos-gate/usr/src/cmd/powertop/common/
H A Devents.c69 * Report interrupts in pt_events_walk()
71 if (strcmp(aggdesc->dtagd_name, "interrupts") == 0) { in pt_events_walk()
/illumos-gate/usr/src/grub/grub-0.97/netboot/
H A Dns83820.c763 * This disables DMA and interrupts so we don't receive in ns83820_disable()
764 * unexpected packets or interrupts from the card after in ns83820_disable()
771 /* disable interrupts */ in ns83820_disable()
794 IRQ - Enable, Disable, or Force interrupts
844 /* disable interrupts */ in ns83820_probe()
/illumos-gate/usr/src/uts/common/io/ath/
H A Dath_aux.c148 * Enable interrupts only for EOL and DESC conditions. in ath_set_data_queue()
154 * reducing interrupts this also permits more concurrency. in ath_set_data_queue()
479 ATH_HAL_INTRSET(ah, 0); /* disable interrupts */ in ath_chan_set()
517 * Re-enable interrupts. in ath_chan_set()
990 ATH_HAL_INTRSET(ah, 0); /* disable interrupts */ in ath_reset()
/illumos-gate/usr/src/uts/common/io/yge/
H A Dyge.c815 /* Disable all interrupts. */ in yge_reset()
1098 * MSI interrupts. Users may override this if they choose. in yge_attach_intr()
1125 yge_error(dev, NULL, "Unable to configure any interrupts"); in yge_attach_intr()
1134 /* Call ddi_intr_block_enable() for MSI interrupts */ in yge_intr_enable()
1137 /* Call ddi_intr_enable for FIXED interrupts */ in yge_intr_enable()
1421 * Make sure all interrupts are disabled. in yge_detach()
1726 /* Disable all interrupts. */ in yge_suspend()
1779 /* Make sure interrupts are reenabled */ in yge_resume()
1982 * Tx completion interrupts. in yge_tick()
2290 /* Reenable interrupts. */ in yge_intr()
[all …]
/illumos-gate/usr/src/man/man4d/
H A Dpcic.4d76 interrupts. There is no user-interference required. Note that the
H A Dbnxe.4d72 for interrupts stats
H A Dqede.4d73 for interrupts stats
/illumos-gate/usr/src/psm/promif/ieee1275/sun4/
H A Dprom_heartbeat.c31 * the trap table and clock interrupts, but is not quite ready to take over the
/illumos-gate/usr/src/man/man9f/
H A Ddrv_usecwait.9f74 \fBdrv_usecwait()\fR function does not mask out interrupts.
H A Dddi_intr_set_mask.9f40 interrupt mask bits for the given interrupt type. In flight interrupts can
/illumos-gate/usr/src/uts/intel/sys/
H A Decppvar.h47 void (*mask_intr)(struct ecppunit *); /* mask interrupts */
48 void (*unmask_intr)(struct ecppunit *); /* unmask interrupts */
344 #define SPUR_CRITICAL 100 /* number of interrupts... */
/illumos-gate/usr/src/uts/common/io/cxgbe/t4nex/
H A Dt4_sge.c364 * interrupts. in first_vector()
375 * The iq returned is guaranteed to be something that takes direct interrupts.
389 * queues exist and they'd better be taking direct interrupts. in port_intr_iq()
417 * b) allocate queue iff it will take direct interrupts. in t4_setup_port_queues()
440 * their interrupts are allocated now. in t4_setup_port_queues()
508 * Then take down the rx queues that take direct interrupts. in t4_teardown_port_queues()
519 /* Deals with errors and forwarded interrupts */
646 /* Deals with interrupts on the given ingress queue */
670 /* Deals with error interrupts */
822 * interrupts and other responses after running a single handler. in service_iq()
[all …]
/illumos-gate/usr/src/uts/common/io/fibre-channel/fca/qlge/
H A Dqlge.c810 * Always enable if we're MSIX multi interrupts and in ql_enable_completion_interrupt()
867 * HW disables for us if we're MSIX multi interrupts and in ql_disable_completion_interrupt()
882 * Enable all completion interrupts
892 * Set the count to 1 for Legacy / MSI interrupts or for the in ql_enable_all_completion_interrupts()
903 * Disable all completion interrupts
914 * Set the count to 0 for Legacy / MSI interrupts or for the in ql_disable_all_completion_interrupts()
3986 /* Enable interrupts */ in ql_add_intr_handlers()
4137 * Free allocated interrupts.
4146 /* Disable all interrupts */ in ql_free_irq_vectors()
4191 * interrupts.
[all …]
/illumos-gate/usr/src/uts/common/io/hxge/
H A Dhxge_virtual.c459 * Interrupts related interface functions.
494 /* system error interrupts. */ in hxge_ldgv_init()
637 * System error interrupts. in hxge_ldgv_init()
648 /* Reset PEU error mask to allow PEU error interrupts */ in hxge_ldgv_init()
/illumos-gate/usr/src/uts/common/os/
H A Dcyclic.c1098 * CY_HIGH_LEVEL interrupts which enqueue cyclics at the specified level
1101 * cyclic_softint() never disables interrupts, and, if neither a
2215 * If we were bound to CPU which has interrupts disabled, we need in cyclic_unbind_cpu()
2218 * interrupts disabled. in cyclic_unbind_cpu()
2274 * If we're on a CPU which has interrupts disabled (and if this cyclic in cyclic_unbind_cpupart()
2352 * On platforms where stray interrupts may be taken during startup, in cyclic_configure()
2354 * cyclic subsystem for this CPU is prepared to field interrupts. in cyclic_configure()
2679 * interval. The cyclic will run on a CPU which both has interrupts enabled
2719 * be true even if interrupts have been disabled for periods greater than
2782 * CPUs, including CPUs which have unbound interrupts disabled.
[all …]
/illumos-gate/usr/src/boot/i386/libi386/
H A Dmultiboot_tramp.S40 /* Be sure that interrupts are disabled. */
/illumos-gate/usr/src/uts/common/io/audio/drv/audiots/
H A Daudiots.c35 * interrupts. We also aren't going to do anything with the joystick
39 * two interrupts worth of data. When it gets to the mid point an
468 /* put the engine interrupts into a known state -- all off */ in audiots_attach()
549 * interrupts.
652 /* start with all interrupts & dma channels disabled */ in audiots_chip_init()
659 /* enable end interrupts for all channels. */ in audiots_chip_init()

1...<<11121314151617181920>>...46