Home
last modified time | relevance | path

Searched full:interrupt (Results 626 – 650 of 2216) sorted by relevance

1...<<21222324252627282930>>...89

/titanic_52/usr/src/uts/common/io/scsi/adapters/smartpqi/
H A Dsmartpqi_intr.c42 /* ---- Get supported interrupt types ---- */ in smartpqi_register_intrs()
76 * smartqpi_unregister_intrs -- Disable and remove interrupt handlers
92 /* ---- Next remove the interrupt handlers ---- */ in smartpqi_unregister_intrs()
265 /* ---- Install interrupt handler ---- */ in add_intrs()
/titanic_52/usr/src/uts/common/sys/scsi/adapters/pmcs/
H A Dpmcs.h167 * Interrupt coalescing values
179 * This structure is used to maintain state with regard to I/O interrupt
542 * Interrupt Setup stuff.
544 * int_type defines the kind of interrupt we're using with this card.
558 * Interrupt handle table and size
/titanic_52/usr/src/uts/common/io/nxge/npi/
H A Dnpi_vir.h229 * Definitions for the system interrupt data.
239 * Virtualization and Interrupt Prototypes.
599 * This function is called to set interrupt timer and arm bit.
669 * This function is called to set the system interrupt data.
683 * This function is called to get the system interrupt data.
/titanic_52/usr/src/man/man9f/
H A Dusb_get_cfg.9f196 Called from interrupt context with USB_FLAGS_SLEEP specified.
244 always. It may be called from interrupt context only if USB_FLAGS_SLEEP is not
H A Dbioclone.9f145 The \fBbioclone()\fR function can be called from user, interrup, or interrupt
147 interrupt routine.
H A Dddi_dev_report_fault.9f183 An Ethernet driver receives an error interrupt from its device if various fault
218 interrupt context.
/titanic_52/usr/src/uts/common/io/hxge/
H A Dhxge.conf50 # Interrupt after this number of packets have arrived since
54 # Default Interrupt Blanking parameters.
/titanic_52/usr/src/uts/sparc/sys/
H A Dmachlock.h61 * an adaptive mutex, depending on what interrupt levels use it.
81 * The definitions of the symbolic interrupt levels:
/titanic_52/usr/src/uts/sun4u/io/pci/
H A Dpcisch.c27 * interrupt mapping register
247 * add an additional 0x35 or 0x36 ino interrupt on platforms don't have them
248 * This routine has multiple places that assumes interrupt takes one cell
381 * Called from interrupt wrapper: the associated ino is used to index
506 * interrupt concentrator registers. in map_pci_registers()
766 * Enable pci discard timeout error interrupt. in pbm_configure()
796 * Enable interrupt on PERR in pbm_configure()
834 * Enable DTO interrupt, if desired. in pbm_configure()
868 * Allow DMA write parity errors to generate an interrupt. in pbm_configure()
906 * Enable/disable DMA write/interrupt synchronizatio in pbm_configure()
[all...]
/titanic_52/usr/src/uts/common/io/ib/adapters/hermon/
H A Dhermon_misc.c600 * Context: Can be called from interrupt or base context.
635 * Context: Can be called from interrupt or base context.
1305 * Context: Can be called from interrupt or base context.
1319 * Context: Can be called from interrupt or base context.
1333 * Context: Can be called from interrupt or base context.
1395 * Context: Can be called from interrupt or base context.
1426 * Context: Can be called from interrupt or base context.
1482 * Context: Can be called from interrupt or base context.
1727 * Context: Can be called from interrupt or base context.
1782 * Context: Can be called from interrupt o
[all...]
H A Dhermon_wr.c776 * Context: Can be called from interrupt or base context.
1109 * Context: Can be called from interrupt or base context.
1219 * Context: Can be called from interrupt or base context.
1298 * Context: Can be called from interrupt or base context.
1677 * Context: Can be called from interrupt or base context.
1905 * Context: Can be called from interrupt or base context.
1966 * Context: Can be called from interrupt or base context.
2024 * Context: Can be called from interrupt or base context.
2064 * Context: can be called from interrupt or base, currently only from
2105 * Context: Can be called from interrupt o
[all...]
/titanic_52/usr/src/uts/i86pc/os/
H A Dddi_impl.c439 * For the x86, we're prepared to claim that the interrupt string
459 "bad interrupt spec from %s%d - ipl %d, irq %d\n"; in impl_xlate_intrs()
465 * assign IPL 5 unless an "interrupt-priorities" property exists. in impl_xlate_intrs()
466 * in that case, the "interrupt-priorities" property contains the in impl_xlate_intrs()
522 /* XXX check for "interrupt-priorities" property... */ in impl_xlate_intrs()
524 "interrupt-priorities", (caddr_t)&got_prop, &got_len) in impl_xlate_intrs()
528 "bad interrupt-priorities length" in impl_xlate_intrs()
598 * n-tuples that describes the interrupt capabilities of the bus the device
754 * intr old-form interrupt spec
755 * interrupts new (bus-oriented) interrupt spe
[all...]
/titanic_52/usr/src/uts/common/io/usb/clients/usbecm/
H A Dusbecm.c33 * endpoints for in/out packet data and one interrupt endpoint for
694 * report the link state through interrupt endpoints. in usbecm_m_start()
1487 * start polling on the interrupt pipe
1506 * If it is in interrupt context, usb_alloc_intr_req will return NULL if in usbecm_pipe_start_polling()
1516 /* initialize the interrupt request. */ in usbecm_pipe_start_polling()
1544 * interrupt pipe normal callback
1570 /* parse interrupt data -- notifications */ in usbecm_intr_cb()
1578 * interrupt pipe exception callback
1618 * Parse data received from interrupt callback
2597 /* control interface must have interrupt endpoin in usbecm_get_descriptors()
[all...]
/titanic_52/usr/src/uts/common/sys/
H A Dsunddi.h76 #define DDI_EAGAIN (-3) /* not enough interrupt resources */
605 * There are no more "block" interrupt functions, per se.
2216 * DDI interrupt priority level
2219 #define DDI_IPL_1 (1) /* interrupt priority level 1 */
2220 #define DDI_IPL_2 (2) /* interrupt priority level 2 */
2221 #define DDI_IPL_3 (3) /* interrupt priority level 3 */
2222 #define DDI_IPL_4 (4) /* interrupt priority level 4 */
2223 #define DDI_IPL_5 (5) /* interrupt priority level 5 */
2224 #define DDI_IPL_6 (6) /* interrupt priority level 6 */
2225 #define DDI_IPL_7 (7) /* interrupt priorit
[all...]
/titanic_52/usr/src/man/man1/
H A Dpg.1367 quit key (normally CTRL-\e) or the interrupt (break) key. This causes \fBpg\fR
499 interrupt \fBpg\fR's current task and place the user in prompt mode. These
501 interrupt is likely to terminate the other commands in the pipeline.
/titanic_52/usr/src/grub/grub-0.97/netboot/
H A Dcpu.h95 #define X86_EFLAGS_IF 0x00000200 /* Interrupt Flag */
103 #define X86_EFLAGS_VIF 0x00080000 /* Virtual Interrupt Flag */
104 #define X86_EFLAGS_VIP 0x00100000 /* Virtual Interrupt Pending */
H A Dsis900.h24 isr=0x10, /* Interrupt Status Register */
25 imr=0x14, /* Interrupt Mask Register */
26 ier=0x18, /* Interrupt Enable Register */
H A Dw89c840.c47 * interrupt usage, enabled
183 /* Bits in the interrupt status/enable registers. */
184 /* The bits in the Intr Status/Enable registers, mostly interrupt sources. */
277 printf("Interrupt status: "); in decode_interrupt()
355 /* Acknowledge all of the current interrupt sources ASAP. */
360 /* There was an abnormal interrupt */
361 printf("\n-=- Abnormal interrupt.\n");
368 /* There was an interrupt */
/titanic_52/usr/src/boot/sys/boot/fdt/dts/arm/
H A Dvsatv102-m6.dts76 device_type = "interrupt-controller";
80 interrupt-controller;
81 #interrupt-cells = <3>;
/titanic_52/usr/src/uts/common/io/chxge/com/
H A Dch_subr.c202 * PHY interrupt handler for FPGA boards.
222 * Slow path interrupt handler for FPGAs.
246 /* Clear TP interrupt */ in fpga_slow_intr()
863 * External interrupt handler for boards using elmer0.
891 if (cause & ELMER0_GP_BIT1) { /* Marvell 88E1111 interrupt */ in elmer0_ext_intr_handler()
901 * Elmer0's interrupt cause isn't useful here because there is in elmer0_ext_intr_handler()
903 * we are forced to check every PHY's interrupt status in elmer0_ext_intr_handler()
904 * register to see who initiated the interrupt. in elmer0_ext_intr_handler()
918 if (cause & ELMER0_GP_BIT6) { /* Marvell 88x2010 interrupt */ in elmer0_ext_intr_handler()
927 CH_DBG(adapter, INTR, "External interrupt caus in elmer0_ext_intr_handler()
[all...]
/titanic_52/usr/src/uts/common/xen/io/
H A Dxencons.c130 /* The async interrupt entry points */
164 /* Setup our interrupt binding. */ in xenconssetup_avintr()
170 * Cleanup interrupt configuration. Note that the framework in xenconssetup_avintr()
171 * _should_ ensure that when rem_avintr() returns the interrupt in xenconssetup_avintr()
230 * Cleanup our interrupt bindings. For more info on why we in xenconsdetach()
232 * setup the interrupt bindings. in xenconsdetach()
269 * interrupt handler for the xen console virq, but in xenconssetup()
528 * Handle a xen console rx interrupt.
692 * Handle a xen console tx interrupt.
744 * Console interrupt routin
[all...]
/titanic_52/usr/src/cmd/ptools/plgrp/
H A Dplgrp.c144 * We bail out as soon as possible when interrupt is set
146 static int interrupt = 0; variable
222 interrupt++; in intr()
569 interrupt = 1; in print_affinities()
1205 if (arg == NULL || interrupt) in Plwp_iter_handler()
1253 if (plgrp_todo == NULL || interrupt) in do_process()
1376 while (!interrupt && (c = getopt(argc, argv, "a:A:FhH:")) != -1) { in main()
1588 for (i = optind; i < argc && !interrupt; i++) { in main()
1600 return ((nerrors ||interrupt) ? EXIT_NONFATAL : EXIT_SUCCESS); in main()
/titanic_52/usr/src/uts/common/crypto/api/
H A Dkcf_ctxops.c67 * Process or interrupt.
135 * Process or interrupt.
/titanic_52/usr/src/uts/sun4u/io/i2c/clients/
H A Dadm1031.c419 "interrupt-priorities") != 1) { in adm1031_attach()
421 DDI_PROP_CANSLEEP, "interrupt-priorities", in adm1031_attach()
433 cmn_err(CE_WARN, "%s:%d failed to add interrupt", in adm1031_attach()
861 * The interrupt ioctl is a private handshake between the user and the driver
900 cmn_err(CE_WARN, "%s:%d No interrupt handler registered\n", in adm1031_i_ioctl()
933 * Enable the interrupt and fan fault alert. in adm1031_i_ioctl()
984 * Disable the interrupt and fan fault alert. in adm1031_i_ioctl()
/titanic_52/usr/src/uts/intel/io/acpica/
H A Dacpi_enum.c73 static int interrupt[ACPI_ISA_LIMIT], dma[ACPI_ISA_LIMIT]; variable
135 interrupt[(*interrupt_count)++] = in parse_resources_irq()
566 interrupt[0] = 0x1; in parse_resources()
567 interrupt[1] = 0xc; in parse_resources()
570 1 << interrupt[0]; in parse_resources()
572 1 << interrupt[1]; in parse_resources()
583 "interrupts", (int *)interrupt, interrupt_count); in parse_resources()

1...<<21222324252627282930>>...89