Searched +full:imx8mp +full:- +full:hdmi +full:- +full:tx (Results 1 – 12 of 12) sorted by relevance
/freebsd/sys/contrib/device-tree/Bindings/display/bridge/ |
H A D | fsl,imx8mp-hdmi-tx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/bridge/fsl,imx8mp-hdmi-tx.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Freescale i.MX8MP DWC HDMI TX Encoder 10 - Lucas Stach <l.stach@pengutronix.de> 13 The i.MX8MP HDMI transmitter is a Synopsys DesignWare 14 HDMI 2.0a TX controller IP. 17 - $ref: /schemas/display/bridge/synopsys,dw-hdmi.yaml# 22 - fsl,imx8mp-hdmi-tx [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/soc/imx/ |
H A D | fsl,imx8mp-hdmi-blk-ctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/imx/fsl,imx8mp-hdmi-blk-ctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: NXP i.MX8MP HDMI blk-ctrl 10 - Lucas Stach <l.stach@pengutronix.de> 13 The i.MX8MP HDMMI blk-ctrl is a top-level peripheral providing access to 15 peripherals located in the HDMI domain of the SoC. 20 - const: fsl,imx8mp-hdmi-blk-ctrl 21 - const: syscon [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/display/imx/ |
H A D | fsl,imx8mp-hdmi-pvi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/imx/fsl,imx8mp-hdmi-pvi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Freescale i.MX8MP HDMI Parallel Video Interface 10 - Lucas Stach <l.stach@pengutronix.de> 13 The HDMI parallel video interface is a timing and sync generator block in the 14 i.MX8MP SoC, that sits between the video source and the HDMI TX controller. 18 const: fsl,imx8mp-hdmi-pvi 26 power-domains: [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/sound/ |
H A D | fsl,aud2htx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: NXP Audio Subsystem to HDMI RTX Subsystem Controller 10 - Shengjiu Wang <shengjiu.wang@nxp.com> 14 const: fsl,imx8mp-aud2htx 24 - description: Peripheral clock 26 clock-names: 28 - const: bus 32 - description: DMA controller phandle and request line for TX [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/freescale/ |
H A D | imx8mp.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/imx8mp-clock.h> 7 #include <dt-bindings/power/imx8mp-power.h> 8 #include <dt-bindings/reset/imx8mp-reset.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/interconnect/fsl,imx8mp.h> 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include <dt-bindings/thermal/thermal.h> 15 #include "imx8mp-pinfunc.h" [all …]
|
H A D | imx8mp-evk.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/phy/phy-imx8-pcie.h> 9 #include "imx8mp.dtsi" 13 compatible = "fsl,imx8mp-evk", "fsl,imx8mp"; 16 stdout-path = &uart2; 19 backlight_lvds: backlight-lvds { 20 compatible = "pwm-backlight"; 22 brightness-levels = <0 100>; 23 num-interpolated-steps = <100>; [all …]
|
H A D | imx8mp-tqma8mpql-mba8mp-ras314.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 3 * Copyright (c) 2023-2024 TQ-Systems GmbH <linux@ew.tq-group.com>, 4 * D-82229 Seefeld, Germany. 9 /dts-v1/; 11 #include <dt-bindings/leds/common.h> 12 #include <dt-bindings/net/ti-dp83867.h> 13 #include <dt-bindings/phy/phy-imx8-pcie.h> 14 #include <dt-bindings/pwm/pwm.h> 15 #include "imx8mp-tqma8mpql.dtsi" 18 model = "TQ-Systems i.MX8MPlus TQMa8MPxL on MBa8MP-RAS314"; [all …]
|
H A D | imx8mp-tqma8mpql-mba8mpxl.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 3 * Copyright 2021-2022 TQ-Systems GmbH 4 * Author: Alexander Stein <alexander.stein@tq-group.com> 7 /dts-v1/; 9 #include <dt-bindings/leds/common.h> 10 #include <dt-bindings/net/ti-dp83867.h> 11 #include <dt-bindings/phy/phy-imx8-pcie.h> 12 #include <dt-bindings/pwm/pwm.h> 13 #include "imx8mp-tqma8mpql.dtsi" 16 model = "TQ-Systems i.MX8MPlus TQMa8MPxL on MBa8MPxL"; [all …]
|
H A D | imx8mp-data-modul-edm-sbc.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/net/qca-ar803x.h> 9 #include <dt-bindings/phy/phy-imx8-pcie.h> 10 #include "imx8mp.dtsi" 14 compatible = "dmo,imx8mp-data-modul-edm-sbc", "fsl,imx8mp"; 22 stdout-path = &uart3; 32 compatible = "pwm-backlight"; 33 pinctrl-names = "default"; 34 pinctrl-0 = <&pinctrl_panel_backlight>; [all …]
|
H A D | imx8mp-dhcom-som.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2021-2022 Marek Vasut <marex@denx.de> 6 #include "imx8mp.dtsi" 10 compatible = "dh,imx8mp-dhcom-som", "fsl,imx8mp"; 22 /* Memory size 512 MiB..8 GiB will be filled by U-Boot */ 26 reg_eth_vio: regulator-eth-vio { 27 compatible = "regulator-fixed"; 29 regulator-always-on; 30 regulator-boot-on; 31 regulator-min-microvolt = <3300000>; [all …]
|
H A D | imx8mp-verdin.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 6 #include <dt-bindings/phy/phy-imx8-pcie.h> 7 #include <dt-bindings/pwm/pwm.h> 8 #include "imx8mp.dtsi" 12 stdout-path = &uart3; 24 compatible = "pwm-backlight"; 25 brightness-levels = <0 45 63 88 119 158 203 255>; 26 default-brightness-level = <4>; 28 enable-gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>; 29 pinctrl-names = "default"; [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/dma/ |
H A D | fsl,imx-sdma.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/dma/fsl,imx-sdma.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Joy Zou <joy.zou@nxp.com> 13 - $ref: dma-controller.yaml# 18 - items: 19 - enum: 20 - fsl,imx50-sdma 21 - fsl,imx51-sdma [all …]
|