Home
last modified time | relevance | path

Searched full:idr0 (Results 1 – 13 of 13) sorted by relevance

/linux/Documentation/trace/coresight/
H A Dcoresight-etm4x-reference.rst522 defined in IDR0.
673 Set to enable branch broadcast if supported in hardware [IDR0]. The primary use for this feature
692 Set to enable cycle accurate trace if supported [IDR0].
714 Set to enable timestamp generation if supported [IDR0].
721 Set to enable trace return stack use if supported [IDR0].
729 implemented by the ETM [IDR0]
761 [STALLCTLR] , if supported [IDR0].
/linux/sound/mips/
H A Dhal2.c110 ret = hal2_read(&regs->idr0) & 0xffff; in hal2_i_read32()
113 ret |= (hal2_read(&regs->idr0) & 0xffff) << 16; in hal2_i_read32()
121 hal2_write(val, &regs->idr0); in hal2_i_write16()
133 hal2_write(val & 0xffff, &regs->idr0); in hal2_i_write32()
147 hal2_write((hal2_read(&regs->idr0) & 0xffff) | bit, &regs->idr0); in hal2_i_setbit16()
161 hal2_write((hal2_read(&regs->idr0) & 0xffff) & ~bit, &regs->idr0); in hal2_i_clearbit16()
H A Dhal2.h196 u32 idr0; /* 0x40 Indirect Data Register 0 */ member
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192se/
H A Dreg.h55 #define IDR0 MACIDR0 macro
H A Dhw.c73 rtl_write_dword(rtlpriv, IDR0, ((u32 *)(val))[0]); in rtl92se_set_hw_reg()
/linux/drivers/accel/ivpu/
H A Divpu_mmu.c310 ivpu_dbg(vdev, MMU, "IDR0 0x%x != IDR0_REF 0x%x\n", val, val_ref); in ivpu_mmu_config_check()
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192d/
H A Dreg.h346 #define IDR0 MACIDR0 macro
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/
H A Dreg.h306 #define IDR0 MACIDR0 macro
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192ce/
H A Dreg.h320 #define IDR0 MACIDR0 macro
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192ee/
H A Dreg.h368 #define IDR0 MACIDR0 macro
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8188ee/
H A Dreg.h338 #define IDR0 MACIDR0 macro
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
H A Dreg.h364 #define IDR0 MACIDR0 macro
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8723be/
H A Dreg.h353 #define IDR0 MACIDR0 macro