Home
last modified time | relevance | path

Searched full:gpr0 (Results 1 – 8 of 8) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/dma/
H A Dfsl-imx-sdma.txt113 - <0 15 1> means that the offset is 0, so GPR0 is the register of the
114 SDMA remap. Bit 15 of GPR0 selects between UART4_RX and SAI1_RX.
116 - <0 16 1> means that the offset is 0, so GPR0 is the register of the
117 SDMA remap. Bit 16 of GPR0 selects between UART4_TX and SAI1_TX.
/freebsd/sys/contrib/device-tree/src/arm64/exynos/
H A Dexynos7-pinctrl.dtsi463 gpr0: gpr0-gpio-bank { label
496 samsung,pins = "gpr0-0";
503 samsung,pins = "gpr0-1";
510 samsung,pins = "gpr0-2";
517 samsung,pins = "gpr0-3";
H A Dexynos5433-pinctrl.dtsi224 gpr0: gpr0-gpio-bank { label
257 samsung,pins = "gpr0-0";
264 samsung,pins = "gpr0-1";
271 samsung,pins = "gpr0-2";
278 samsung,pins = "gpr0-3";
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600MachineCFGStructurizer.cpp1219 // 1. Insert MOV GPR0, 0 before the branch instruction in diamond_head. in improveSimpleJumpintoIf()
1220 // 2. Insert MOV GPR0, 1 before the branch instruction in branch_from. in improveSimpleJumpintoIf()
1229 // COND to (COND || GPR0) in improveSimpleJumpintoIf()
/freebsd/contrib/llvm-project/libunwind/src/
H A DUnwindRegistersRestore.S442 // GPR0 to save the value of GPR3 in the context before it is wiped out.
443 // This compromises the content of GPR0 which is a volatile register.
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsSEInstrInfo.cpp703 // lo_hi pseudomtlohi $gpr0, $gpr1 in expandPseudoMTLoHi()
705 // mtlo $gpr0 in expandPseudoMTLoHi()
/freebsd/sys/dev/bce/
H A Dif_bce.c4100 cpu_reg.gpr0 = BCE_RXP_CPU_REG_FILE; in bce_start_rxp_cpu()
4133 cpu_reg.gpr0 = BCE_RXP_CPU_REG_FILE; in bce_init_rxp_cpu()
4230 cpu_reg.gpr0 = BCE_TXP_CPU_REG_FILE; in bce_init_txp_cpu()
4326 cpu_reg.gpr0 = BCE_TPAT_CPU_REG_FILE; in bce_init_tpat_cpu()
4422 cpu_reg.gpr0 = BCE_CP_CPU_REG_FILE; in bce_init_cp_cpu()
4518 cpu_reg.gpr0 = BCE_COM_CPU_REG_FILE; in bce_init_com_cpu()
H A Dif_bcereg.h6176 u32 gpr0; member