Home
last modified time | relevance | path

Searched +full:ethernet +full:- +full:port (Results 1 – 25 of 281) sorted by relevance

12345678910>>...12

/illumos-gate/usr/src/man/man4d/
H A De1000g.4d20 .Nd Intel 1 Gigabit Client Ethernet Controller
26 driver is a GLDv3 NIC driver for Intel 1 Gigabit Ethernet devices which
27 are often found as discrete PCI and PCI express add-on-cards and built
33 LED control and Ethernet Pause frames.
37 driver, a character special-file will be created for each instance.
53 The following Ethernet controllers are supported by this driver:
54 .Bl -bullet
56 82542 Gigabit Ethernet Controller
58 82543GC Gigabit Ethernet Controller
60 82544EI Gigabit Ethernet Controller
[all …]
H A Ddnet.4d8 dnet \- Ethernet driver for DEC 21040, 21041, 21140 Ethernet cards
18 The \fBdnet\fR Ethernet driver is a multithreaded, loadable, clonable,
26 The cloning character-special device, \fB/dev/dnet\fR, is used to access all
36 The device is initialized on the first attach and de-initialized (stopped) on
46 The maximum \fBSDU\fR is \fB1500\fR (\fBETHERMTU\fR - defined in
47 <\fBsys/ethernet.h\fR>).
72 component is followed immediately by a 2-byte \fBsap\fR component within the
79 The broadcast address value is the Ethernet/IEEE broadcast address
96 On multiport cards (exception: Osicom (Rockwell) RNS2340), the first port is
97 the top port. (On the Osicom RNS2340, the first port is the bottom port.)
[all …]
H A Dfcoei.4d7 fcoei \- Fibre Channel Over Ethernet Initiator Mode Driver
11 fcoei@port,0
17 Fibre Channel frames into FCoE ethernet frames, or decapsulates FC frames from
18 FCoE ethernet frames. The supported FC frames include extended/basic link
22 The \fBfcoei\fR driver interfaces with the Sun Fibre Channel port driver,
67 \fIANSI X3.269-1996, Fibre Channel Protocol for SCSI (FCP)\fR
H A Digb.4d25 driver is a GLDv3 NIC driver for Intel 1 Gigabit Ethernet PCIe
26 controllers which are built-in to motherboards and discrete PCIe
30 .Bl -dash
32 Intel 82575 Gigabit Ethernet Controller
34 Intel 82576 Gigabit Ethernet Controller
36 Intel 82580 Gigabit Ethernet Controller
38 Intel Ethernet Controller I210
40 Intel Ethernet Controller I211
42 Intel Ethernet Controller I350
51 .Bl -dash
[all …]
/illumos-gate/usr/src/data/hwdata/
H A Dpci.ids5 # Date: 2025-06-09 03:15:02
8 # the PCI ID Project at https://pci-ids.ucw.cz/.
14 # (version 2 or higher) or the 3-clause BSD License.
25 # device device_name <-- single tab
26 # subvendor subdevice subsystem_name <-- two tabs
30 # This is a relabelled RTL-8139
31 8139 AT-2500TX V3 Ethernet
35 7a03 Gigabit Ethernet Controller
41 7a09 PCI-to-PCI Bridge
47 7a13 7A2000 PCH Gigabit Ethernet Controller
[all …]
H A Dusb.ids6 # http://www.linux-usb.org/usb-ids.html
7 # or send entries as patches (diff -u old new) in the
10 # http://www.linux-usb.org/usb.ids
13 # Date: 2025-04-01 20:34:02
20 # device device_name <-- single tab
21 # interface interface_name <-- two tabs
38 5301 GW-US54ZGL 802.11bg
54 145f NW-3100 802.11b/g 54Mbps Wireless Network Adapter [zd1211]
62 0200 TP-Link
68 0301 MIDI Port
[all …]
/illumos-gate/usr/src/man/man8/
H A Dsnoop.810 snoop \- capture and inspect network packets
13 \fBsnoop\fR [\fB-afqrCDINPSvV\fR] [\fB-t\fR [r | a | d]] [\fB-c\fR \fImaxcount\fR]
14 [\fB-d\fR \fIdevice\fR] [\fB-i\fR \fIfilename\fR] [\fB-n\fR \fIfilename\fR]
15 [\fB-o\fR \fIfilename\fR | \fB-O\fR \fIprefix:count:size\fR]
16 …[\fB-p\fR \fIfirst\fR [, \fIlast\fR]] [\fB-s\fR \fIsnaplen\fR] [\fB-x\fR \fIoffset\fR [, \fIlength…
27 a file (which is \fIRFC 1761\fR-compliant) for later inspection.
30 \fBsnoop\fR can display packets in a single-line summary form or in verbose
31 multi-line forms. In summary form, with the exception of certain VLAN packets,
33 packet has a VLAN header and its VLAN ID is non-zero, then \fBsnoop\fR will
37 Ethernet frame information is suppressed, but can be displayed if either of the
[all …]
H A Ddladm.816 .\" Standard for Information Technology -- Portable Operating System
18 .\" Copyright (C) 2001-2004 by the Institute of Electrical and Electronics
61 .Cm show-link
67 .Cm rename-link
68 .Op Fl R Ar root-dir
69 .Ar link new-link
73 .Cm delete-phys
74 .Ar phys-link
76 .Cm show-phys
79 .Op Ar phys-link
[all …]
/illumos-gate/usr/src/lib/libprtdiag_psr/sparc/monza/common/
H A Dmonza.h41 #define MONZA_PLATFORM "SUNW,Netra-CP3260"
45 #define PCIE_SWITCH "PCI-SWITCH"
46 #define PCI_BRIDGE "PCI-BRIDGE"
52 #define ETHERNET "ethernet" macro
61 #define MONZA_NETWORK_0 "/pci@0/pci@0/pci@9/network@0,1" /* Mgt. port 1 */
62 #define MONZA_NETWORK_1 "/pci@0/pci@0/pci@9/network@0" /* Mgt. port 0 */
63 #define MONZA_NETWORK_2 "/pci@0/pci@0/pci@2/network@0,1" /* RTM port 1 */
64 #define MONZA_NETWORK_3 "/pci@0/pci@0/pci@2/network@0" /* RTM port 0 */
65 #define MONZA_ENET_2 "/pci@0/pci@0/pci@2/ethernet@0,1" /* RTM port 1 */
66 #define MONZA_ENET_3 "/pci@0/pci@0/pci@2/ethernet@0" /* RTM port 0 */
[all …]
/illumos-gate/usr/src/uts/common/io/cxgbe/firmware/
H A Dt4fw_cfg.txt3 # Copyright (C) 2010-2014 Chelsio Communications. All rights reserved.
6 # THIS FILE WILL RESULT IN A NON-FUNCTIONAL T4 ADAPTER AND MAY RESULT
9 # This file provides the default, power-on configuration for 4-port T4-based
22 # 2. Ingress Queues with Free Lists: 1024. PCI-E SR-IOV Virtual Functions
24 # 3. Egress Queues: 128K. PCI-E SR-IOV Virtual Functions must use a
26 # 4. MSI-X Vectors: 1088. A complication here is that the PCI-E SR-IOV
28 # same umber of MSI-X Vectors as the base Physical Function.
30 # not, their MSI-X "needs" are counted by the PCI-E implementation.
32 # Functions (PF0-3) must have the same number of configured TotalVFs in
33 # their SR-IOV Capabilities.
[all …]
H A Dt5fw_cfg.txt3 # Copyright (C) 2010-2015 Chelsio Communications. All rights reserved.
6 # WILL RESULT IN A NON-FUNCTIONAL ADAPTER AND MAY RESULT IN PHYSICAL DAMAGE
10 # This file provides the default, power-on configuration for 4-port T5-based
25 # 4. MSI-X Vectors: 1088.
26 # 5. Multi-Port Support (MPS) TCAM: 336 entries to support MAC destination
34 # functions for ports 0-3 on PF0-3, FCoE on PF4, iSCSI on PF5, etc.
39 # Ingress Queues and MSI-X Vectors to allow up to some number of CPUs
40 # to be involved per port and per application function. For example,
46 # 3 application functions (NIC, FCoE, iSCSI) per port *
47 # 8 Ingress Queue/MSI-X Vectors per application function
[all …]
H A Dt6fw_cfg.txt3 # Copyright (C) 2014-2015 Chelsio Communications. All rights reserved.
6 # WILL RESULT IN A NON-FUNCTIONAL ADAPTER AND MAY RESULT IN PHYSICAL DAMAGE
10 # This file provides the default, power-on configuration for 2-port T6-based
25 # 4. MSI-X Vectors: 1088.
26 # 5. Multi-Port Support (MPS) TCAM: 336 entries to support MAC destination
34 # functions for ports 0-1 on PF0-1, FCoE on PF4, iSCSI on PF5, etc.
39 # Ingress Queues and MSI-X Vectors to allow up to some number of CPUs
40 # to be involved per port and per application function. For example,
46 # 3 application functions (NIC, FCoE, iSCSI) per port *
47 # 16 Ingress Queue/MSI-X Vectors per application function
[all …]
/illumos-gate/usr/src/uts/common/io/usb/
H A Dusbdevs1 $FreeBSD: head/sys/dev/usb/usbdevs 344959 2019-03-09 03:15:09Z bz $
4 /*-
5 * Copyright (c) 1998-2004 The NetBSD Foundation, Inc.
40 * USB.org publishes a VID list of USB-IF member companies at
93 vendor FUJITSUICL 0x0406 Fujitsu-ICL
169 vendor IODATA 0x04bb I-O Data
179 vendor LITEON 0x04ca Lite-On Technology
190 vendor ITUNERNET 0x04d8 I-Tuner Networks
253 vendor ETEK 0x056c e-TEK Labs
259 vendor YEDATA 0x057b Y-E Data
[all …]
/illumos-gate/usr/src/uts/common/io/nxge/npi/
H A Dnpi_fflp.h194 * |-----------------| <-- H1
229 * H1--> |-----------------|
597 * tst0->synd (8bits) are set to select the syndrome bits
629 * associates port vlan id to rdc table and sets the priority
633 * mac_portn port number
659 * mac_portn port number
679 * Configures a user configurable ethernet class
682 * class: Ethernet Class
684 * enet_type: 16 bit Ethernet Type value, corresponding ethernet bytes
704 * Enable previously configured TCAM user configurable Ethernet classes.
[all …]
/illumos-gate/usr/src/man/man3socket/
H A Dsockaddr.3socket95 .Bd -literal -offset indent
97 char sa_data[] /* socket address (variable-length data) */
113 .Bl -column -offset indent ".Sy Socket Structure" ".Sy Address Family"
139 .Bd -literal -offset indent
156 and cast to the appropriate family-specific structure type based on the
165 .Bd -literal -offset indent
167 in_port_t sin_port /* IP port */
181 describe the IP address and IP port to use.
184 these represent the remote IP address and port to which the connection
188 these represent the IP address and port on the local host to which the socket
[all …]
/illumos-gate/usr/src/cmd/cmd-inet/usr.lib/bridged/
H A Ddlpi.c28 * bridged - bridging control daemon. This module provides DLPI-specific
42 #include <sys/ethernet.h>
78 struct portdata *port = arg; in dlpi_notify() local
81 switch (info->dni_note) { in dlpi_notify()
84 if (port->speed == info->dni_speed / 1000) in dlpi_notify()
86 port->speed = info->dni_speed / 1000; in dlpi_notify()
87 if ((rc = STP_IN_changed_port_speed(port->port_index, in dlpi_notify()
88 port->speed)) != 0) in dlpi_notify()
89 syslog(LOG_ERR, "STP can't change port speed on %s: %s", in dlpi_notify()
90 port->name, STP_IN_get_error_explanation(rc)); in dlpi_notify()
[all …]
/illumos-gate/usr/src/uts/common/io/e1000g/
H A DREADME9 # Copyright(c) 1999 - 2009 Intel Corporation. All rights reserved.
38 < phy_info->downshift = hw->speed_downgraded;
39 ---
40 > phy_info->downshift = (int)hw->speed_downgraded;
42 < phy_info->downshift = hw->speed_downgraded;
43 ---
44 > phy_info->downshift = (int)hw->speed_downgraded;
55 < if (Adapter->Shared.max_frame_size == FRAME_SIZE_UPTO_16K)
56 ---
57 > if (Adapter->Shared.max_frame_size == ETHERMTU) {
[all …]
/illumos-gate/usr/src/uts/common/io/e1000api/
H A DREADME9 # Copyright(c) 1999 - 2009 Intel Corporation. All rights reserved.
38 < phy_info->downshift = hw->speed_downgraded;
39 ---
40 > phy_info->downshift = (int)hw->speed_downgraded;
42 < phy_info->downshift = hw->speed_downgraded;
43 ---
44 > phy_info->downshift = (int)hw->speed_downgraded;
55 < if (Adapter->Shared.max_frame_size == FRAME_SIZE_UPTO_16K)
56 ---
57 > if (Adapter->Shared.max_frame_size == ETHERMTU) {
[all …]
/illumos-gate/usr/src/uts/sun4v/io/
H A Dvsw_switching.c49 #include <sys/ethernet.h>
79 vsw_port_t *port, mac_resource_handle_t mrh);
85 vsw_port_t *port, mac_resource_handle_t);
87 vsw_port_t *port, mac_resource_handle_t);
89 vsw_port_t *port, mac_resource_handle_t);
91 int caller, vsw_port_t *port);
93 int caller, vsw_port_t *port);
109 void vsw_fdbe_add(vsw_t *vswp, void *port);
134 extern int vsw_portsend(vsw_port_t *port, mblk_t *mp);
137 extern int vsw_mac_multicast_add(vsw_t *vswp, vsw_port_t *port,
[all …]
/illumos-gate/usr/src/uts/common/io/cxgbe/t4nex/
H A Dadapter.h15 * Copyright (C) 2011-2013 Chelsio Communications. All rights reserved.
32 #include <sys/ethernet.h>
94 uint8_t lport; /* associated offload logical port */
274 #define FL_RUNNING_LOW(fl) (fl->cap - fl->needed <= fl->lowat)
275 #define FL_NOT_RUNNING_LOW(fl) (fl->cap - fl->needed >= 2 * fl->lowat)
308 struct port_info *port; /* the port this txq belongs to */ member
329 uint64_t txpkts; /* # of ethernet packets */
330 uint64_t txbytes; /* # of ethernet bytes */
345 /* stats for not-that-common events */
362 struct port_info *port; /* the port this rxq belongs to */ member
[all …]
/illumos-gate/usr/src/cmd/hal/hald/
H A Dids.c22 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
36 #include <dbus/dbus-glib.h>
76 i < PCI_IDS_MAX_LINE_LEN - 1 && in pci_ids_line_iter_get_line()
353 i < USB_IDS_MAX_LINE_LEN - 1 && in usb_ids_line_iter_get_line()
550 * http://www.plasma-online.de/english/identify/serial/pnp_id_pnp.html
551 * http://www-pc.uni-regensburg.de/hardware/TECHNIK/PCI_PNP/pnpid.txt
560 {"CSC0000", "Crystal Semiconductor CS423x sound -- SB/WSS/OPL3 emulation"},
561 {"CSC0001", "Crystal Semiconductor CS423x sound -- joystick"},
562 {"CSC0003", "Crystal Semiconductor CS423x sound -- MPU401"},
563 {"CSC0010", "Crystal Semiconductor CS423x sound -- control"},
[all …]
/illumos-gate/usr/src/common/pci/
H A Dpci_strings.c49 { 1, 6, 0, "Serial ATA Direct Port Access (DPA)", "sata" },
54 { 1, 8, 0, "Non-Volatile memory controller", "unknown" },
62 { 2, 0, 0, "Ethernet controller", "etherne" },
63 { 2, 0, 1, "Ethernet controller IDPF compliant", "idpf" },
75 { 3, 0, 1, "8514-compatible display controller", "vgs8514" },
94 { 6, 1, 0, "ISA bridge", "pci-isa" },
96 { 6, 3, 0, "MCA bridge", "pci-mca" },
97 { 6, 4, 0, "PCI-PCI bridge", "pci-pci" },
98 { 6, 4, 1, "Subtractive Decode PCI-PCI bridge", "unknown" },
102 { 6, 8, 0, "RACE-way bridge transport mode", "pcirace" },
[all …]
/illumos-gate/usr/src/uts/common/sys/
H A Dacctctl.h64 #define AC_NONE 0 /* special end-of-list identifier */
101 #define AC_FLOW_SPORT 3 /* source port */
102 #define AC_FLOW_DPORT 4 /* destination port */
118 #define AC_NET_EHOST 2 /* ethernet source address */
119 #define AC_NET_EDEST 3 /* ethernet destination address */
128 #define AC_NET_SPORT 12 /* Source Port */
129 #define AC_NET_DPORT 13 /* Dest Port */
172 * Key used for retrieving per-zone exacct settings. This remains
178 * Per-zone exacct settings. Each zone may have its own settings for
181 * Per-zone flow accounting has not yet been implemented, so this
/illumos-gate/usr/src/uts/common/io/chxge/
H A Dpe.c28 * This file is part of the Chelsio T1 Ethernet driver.
30 * Copyright (C) 2003-2005 Chelsio Communications. All rights reserved.
34 * Solaris Multithreaded STREAMS Chelsio PCI Ethernet Driver.
45 #include <sys/ethernet.h>
73 #define MLEN(mp) ((mp)->b_wptr - (mp)->b_rptr)
132 mutex_enter(&sa->ch_intr); in pe_intr()
134 if (sge_data_in(sa->sge)) { in pe_intr()
135 sa->isr_intr++; in pe_intr()
136 mutex_exit(&sa->ch_intr); in pe_intr()
140 mutex_exit(&sa->ch_intr); in pe_intr()
[all …]
/illumos-gate/usr/src/cmd/cmd-inet/usr.sbin/snoop/
H A Dsnoop_filter.c79 * be more clever. E.g., &((struct ip *)0)->ip_xxx
84 * AppleTalk uses 802.2 Ethernet encapsulation with LLC/SNAP headers,
85 * for 8 octets of overhead, and the common AppleTalk DDP Ethernet
89 * of the Ethernet payload to various parts of the DDP header.
103 int eaddr; /* need ethernet addr */
108 * These are the operators of the user-level filter.
119 * do perform a bitwise operation on them - returning a result
129 * OP_OFFSET_ZERO sets the offset to zero - beginning of packet.
132 * and OP_OFFSET_UDP do the same for those headers - they
133 * set the offset base to the *end* of the header - not the
[all …]

12345678910>>...12