Home
last modified time | relevance | path

Searched full:t5 (Results 1 – 25 of 168) sorted by relevance

1234567

/linux/arch/alpha/lib/
H A Dev67-strrchr.S37 insbl a1, 2, t5 # U : 0000000000ch0000
42 sll t5, 8, t3 # U : 00000000ch000000
46 or t5, t3, t3 # E : 00000000chch0000
53 lda t5, -1 # E : build garbage mask
56 mskqh t5, a0, t4 # E : Complete garbage mask
86 subq t4, 1, t5 # E : build a mask of the bytes up to...
87 or t4, t5, t4 # E : ... and including the null
102 lda t5, 0x3f($31) # E :
103 subq t5, t2, t5 # E : Normalize leading zero count
105 addq t6, t5, v0 # E : and add to quadword address
H A Dstrrchr.S24 sll a1, 8, t5 # e0 : replicate our test character
26 or t5, a1, a1 # e0 :
28 sll a1, 16, t5 # e0 :
30 or t5, a1, a1 # e0 :
32 sll a1, 32, t5 # e0 :
35 or t5, a1, a1 # .. e1 : character replication complete
58 subq t4, 1, t5 # e0 : build a mask of the bytes up to...
59 or t4, t5, t4 # e1 : ... and including the null
H A Dstrchr.S24 sll a1, 8, t5 # e0 : replicate the search character
26 or t5, a1, a1 # e0 :
28 sll a1, 16, t5 # e0 :
31 or t5, a1, a1 # .. e1 :
32 sll a1, 32, t5 # e0 :
34 or t5, a1, a1 # e0 :
H A Dev67-strchr.S34 insbl a1, 1, t5 # U : 000000000000ch00
38 or t5, t3, a1 # E : 000000000000chch
44 inswl a1, 2, t5 # E : 00000000chch0000
48 or a3, t5, t5 # E : 0000chchchch0000
53 or t5, a1, a1 # E : chchchchchchchch
/linux/drivers/net/ethernet/chelsio/
H A DKconfig70 tristate "Chelsio Communications T4/T5/T6 Ethernet support"
77 This driver supports Chelsio T4, T5 & T6 based gigabit, 10Gb Ethernet
78 adapter and T5/T6 based 40Gb and T6 based 25Gb, 50Gb and 100Gb
93 bool "Data Center Bridging (DCB) Support for Chelsio T4/T5/T6 cards"
104 bool "Fibre Channel over Ethernet (FCoE) Support for Chelsio T5 cards"
115 tristate "Chelsio Communications T4/T5/T6 Virtual Function Ethernet support"
118 This driver supports Chelsio T4, T5 & T6 based gigabit, 10Gb Ethernet
119 adapters and T5/T6 based 40Gb and T6 based 25Gb, 50Gb and 100Gb
/linux/arch/riscv/lib/
H A Dmemmove.S37 * Both Copy Modes: t5 - Inclusive first multibyte/aligned of dest
50 * Byte copy does not need t5 or t6.
65 * Now solve for t5 and t6.
67 andi t5, t3, -SZREG
78 beq t5, t3, 1f
79 addi t5, t5, SZREG
164 addi a2, t5, -SZREG /* The other breakpoint for the unrolled loop*/
212 bne t4, t5, 1b
214 mv t4, t5 /* Fix the dest pointer in case the loop was broken */
247 bne t4, t5, 1b
[all …]
H A Dstrncmp.S66 * t0, t1, t2, t3, t4, t5, t6
70 li t5, -1
85 bne t3, t5, 2f
87 bne t3, t5, 2f
/linux/arch/x86/crypto/
H A Dnh-avx2-x86_64.S32 #define T5 %ymm13 macro
51 vpshufd $0x10, T1, T5
58 vpmuludq T5, T1, T1
149 vinserti128 $0x1, T3_XMM, T1, T5 // T5 = (0B 1B 2B 3B)
153 vpaddq T5, T4, T4
H A Dnh-sse2-x86_64.S26 #define T5 %xmm13 macro
53 pshufd $0x10, T1, T5
60 pmuludq T5, T1
/linux/lib/crc/arm64/
H A Dcrc-t10dif-core.S83 t5 .req v19
150 tbl t5.16b, {\a16\().16b}, perm.16b
154 eor \c64\().16b, t8.16b, t5.16b
158 ext t6.16b, t5.16b, t5.16b, #8
160 pmull t3.8h, t7.8b, t5.8b
162 pmull2 t5.8h, t7.16b, t5.16b
167 ext t7.16b, t5.16b, t5.16b, #8
170 eor t5.8b, t5.8b, t7.8b
172 ext t5.16b, t5.16b, t5.16b, #14
/linux/arch/loongarch/mm/
H A Dpage.S49 ld.d t5, a1, 40
62 st.d t5, a0, 40
64 ld.d t5, a1, 104
77 st.d t5, a0, -24
/linux/drivers/infiniband/hw/cxgb4/
H A DKconfig3 tristate "Chelsio T4/T5 RDMA Driver"
9 This is an iWARP/RDMA driver for the Chelsio T4 and T5
10 1GbE, 10GbE adapters and T5 40GbE adapter.
/linux/arch/riscv/include/asm/
H A Dcompat.h69 compat_ulong_t t5; member
106 cregs->t5 = (compat_ulong_t) regs->t5; in regs_to_cregs()
143 regs->t5 = (unsigned long) cregs->t5; in cregs_to_regs()
/linux/lib/zlib_dfltcc/
H A Ddfltcc_util.h43 size_t t5 = len2 ? *len2 : 0; in dfltcc() local
49 register size_t r5 __asm__("r5") = t5; in dfltcc()
64 t2 = r2; t3 = r3; t4 = r4; t5 = r5; in dfltcc()
97 *len2 = t5; in dfltcc()
/linux/arch/mips/kernel/
H A Dscall32-o32.S61 load_a4: user_lw(t5, 16(t0)) # argument #5 from usp
67 sw t5, PT_ARG4(sp) # argument #5 to ksp
157 li t5, 0
196 lw t5, 24(sp)
199 sw t5, 20(sp)
/linux/arch/loongarch/include/asm/vdso/
H A Dgettimeofday.h30 : "$t0", "$t1", "$t2", "$t3", "$t4", "$t5", "$t6", "$t7", in gettimeofday_fallback()
49 : "$t0", "$t1", "$t2", "$t3", "$t4", "$t5", "$t6", "$t7", in clock_gettime_fallback()
68 : "$t0", "$t1", "$t2", "$t3", "$t4", "$t5", "$t6", "$t7", in clock_getres_fallback()
/linux/arch/arm64/crypto/
H A Dghash-ce-core.S27 t5 .req v12
73 ext t5.8b, \ad\().8b, \ad\().8b, #2 // A2
81 tbl t5.16b, {\ad\().16b}, perm2.16b // A2
102 pmull\t t5.8h, t5.\nb, \bd // H = A2*B
110 eor t5.16b, t5.16b, t6.16b // M = G + H
113 uzp1 t4.2d, t3.2d, t5.2d
114 uzp2 t3.2d, t3.2d, t5.2d
119 // t5 = (M) (P2 + P3) << 16
131 zip2 t5.2d, t4.2d, t3.2d
137 ext t5.16b, t5.16b, t5.16b, #14
[all …]
H A Dnh-neon-core.S31 T5 .req v13
51 mov T5.d[0], T1.d[1]
55 umlal PASS1_SUMS.2d, T1.2s, T5.2s
H A Dsm4-ce-gcm-core.S53 r4, r5, m4, m5, T4, T5, \ argument
65 pmull T5.1q, m4.1d, T4.1d; \
77 eor T4.16b, T4.16b, T5.16b; \
81 ext T5.16b, RZERO.16b, T4.16b, #8; \
89 eor r4.16b, r4.16b, T5.16b; \
136 r4, r5, m4, m5, T4, T5) \ argument
154 pmull T5.1q, m4.1d, T4.1d; \
172 eor T4.16b, T4.16b, T5.16b; \
178 ext T5.16b, RZERO.16b, T4.16b, #8; \
190 eor r4.16b, r4.16b, T5.16b; \
/linux/arch/riscv/kernel/
H A Dmcount.S96 REG_L t5, 0(t3)
97 bne t5, t4, .Ldo_trace
126 jalr t5
/linux/arch/arm/crypto/
H A Daes-neonbs-core.S297 t0, t1, t2, t3, t4, t5, t6, t7, inv
307 vext.8 \t5, \x5, \x5, #12
310 veor \x5, \x5, \t5
320 veor \t5, \t5, \x4
335 veor \x7, \t1, \t5
353 t0, t1, t2, t3, t4, t5, t6, t7
358 vld1.8 {\t4-\t5}, [bskey, :256]!
364 veor \x5, \x5, \t5
379 vext.8 \t5, \x5, \x5, #8
382 veor \t5, \t5, \x5
[all …]
/linux/arch/powerpc/crypto/
H A Dghashp10-ppc.pl60 my ($t4,$t5,$t6) = ($Hl,$H,$Hh);
196 vsldoi $t5,$zero,$Xm1,8
200 vxor $Xh1,$Xh1,$t5
208 vsldoi $t5,$Xl1,$Xl1,8 # 2nd reduction phase
212 vxor $t5,$t5,$Xh1
214 vxor $Xl1,$Xl1,$t5
/linux/lib/crypto/arm64/
H A Dsha2-armv8.pl463 my ($T0,$T1,$T2,$T3,$T4,$T5,$T6,$T7) = map("q$_",(4..7,16..19));
520 &ushr_32 ($T5,$T7,$sigma1[2]);
532 &eor_8 ($T5,$T5,$T4);
536 &eor_8 ($T5,$T5,$T3); # sigma1(X[14..15])
540 &add_32 (@X[0],@X[0],$T5); # X[0..1] += sigma1(X[14..15])
551 &ushr_32 ($T5,@X[0],$sigma1[1]);
557 &sli_32 ($T5,@X[0],32-$sigma1[1]);
562 &eor_8 ($T7,$T7,$T5); # sigma1(X[16..17])
565 &eor_8 ($T5,$T5,$T5);
568 &mov (&Dhi($T5), &Dlo($T7));
[all …]
/linux/scripts/
H A Dmakelst28 t5=`field 1 $t1`
29 t6=`printf "%lu" $((0x$t4 - 0x$t5))`
/linux/lib/crypto/arm/
H A Dsha256-armv4.pl292 my ($T0,$T1,$T2,$T3,$T4,$T5)=("q8","q9","q10","q11","d24","d25");
350 &vshr_u32 ($T5,&Dhi(@X[3]),$sigma1[2]);
356 &veor ($T5,$T5,$T4);
365 &veor ($T5,$T5,$T4); # sigma1(X[14..15])
368 &vadd_i32 (&Dlo(@X[0]),&Dlo(@X[0]),$T5);# X[0..1] += sigma1(X[14..15])
377 &vshr_u32 ($T5,&Dlo(@X[0]),$sigma1[2]);
380 &veor ($T5,$T5,$T4);
392 &veor ($T5,$T5,$T4); # sigma1(X[16..17])
395 &vadd_i32 (&Dhi(@X[0]),&Dhi(@X[0]),$T5);# X[2..3] += sigma1(X[16..17])

1234567