Home
last modified time | relevance | path

Searched full:sha1 (Results 1 – 25 of 151) sorted by relevance

1234567

/linux/crypto/
H A Dsha1.c3 * Crypto API support for SHA-1 and HMAC-SHA1
11 #include <crypto/sha1.h>
95 sha1(data, len, out); in crypto_sha1_digest()
183 .base.cra_name = "sha1",
184 .base.cra_driver_name = "sha1-lib",
201 .base.cra_name = "hmac(sha1)",
202 .base.cra_driver_name = "hmac-sha1-lib",
235 MODULE_DESCRIPTION("Crypto API support for SHA-1 and HMAC-SHA1");
237 MODULE_ALIAS_CRYPTO("sha1");
238 MODULE_ALIAS_CRYPTO("sha1-lib");
[all …]
/linux/drivers/crypto/
H A Dpadlock-sha.c13 #include <crypto/sha1.h>
204 .cra_name = "sha1",
205 .cra_driver_name = "sha1-padlock",
289 .cra_name = "sha1",
290 .cra_driver_name = "sha1-padlock-nano",
329 struct shash_alg *sha1; in padlock_init() local
345 sha1 = &sha1_alg; in padlock_init()
348 sha1 = &sha1_alg_nano; in padlock_init()
352 rc = crypto_register_shash(sha1); in padlock_init()
360 printk(KERN_NOTICE PFX "Using VIA PadLock ACE for SHA1/SHA256 algorithms.\n"); in padlock_init()
[all …]
H A Dsa2ul.h16 #include <crypto/sha1.h>
73 #define SA_ENG_ID_AM1 4 /* Auth. engine with SHA1/MD5/SHA2 core */
363 SA_AALG_ID_SHA1, /* SHA1 mode */
368 SA_AALG_ID_HMAC_SHA1, /* HMAC with SHA1 mode */
/linux/lib/crypto/tests/
H A Dsha1_kunit.c5 #include <crypto/sha1.h>
6 #include "sha1-testvecs.h"
8 #define HASH sha1
31 .name = "sha1",
38 MODULE_DESCRIPTION("KUnit tests and benchmark for SHA-1 and HMAC-SHA1");
/linux/tools/testing/selftests/rcutorture/bin/
H A Dkvm-series.sh92 sha1=${sha_n}.${sha} # Enable "sort -k1nr" to list commits in order.
94 echo Starting ${config}/${sha1} "($((nbuilt+1)) of ${n2build})" at `date` | tee -a $T/log
96 tools/testing/selftests/rcutorture/bin/kvm.sh --configs "$config" --datestamp "$ds/${config}/${sha1}" --duration 1 --build-only --trust-make "$@"
101 buildfaillist="$buildfaillist ${config}/${sha1}(${curret})"
103 batchncpus="`grep -v "^# cpus=" "${DS}/${config}/${sha1}/batches" | awk '{ sum += $3 } END { print sum }'`"
104 echo run_one_qemu ${sha_n} ${config}/${sha1} ${batchncpus} >> $T/torunlist
107 ncpus="`grep "^# cpus=" "${DS}/${config}/${sha1}/batches" | sed -e 's/^# cpus=//'`"
181 # run_one_qemu sha_n config/sha1 batchncpus
184 # is config/sha1 and which uses batchncpus CPUs. Once we reach a job that
/linux/drivers/crypto/caam/
H A Dkey_gen.h11 * @hash: Hashing algorithm selection, one of OP_ALG_ALGSEL_* - MD5, SHA1,
18 /* Sizes for MDHA pads (*not* keys): MD5, SHA1, 224, 256, 384, 512 */ in split_key_len()
29 * @hash: Hashing algorithm selection, one of OP_ALG_ALGSEL_* - MD5, SHA1,
/linux/tools/testing/selftests/net/
H A Dvrf-xfrm-tests.sh262 auth-trunc 'hmac(sha1)' ${AUTH_1} 96 \
269 auth-trunc 'hmac(sha1)' ${AUTH_1} 96 \
277 auth-trunc 'hmac(sha1)' ${AUTH_2} 96 \
284 auth-trunc 'hmac(sha1)' ${AUTH_2} 96 \
292 auth-trunc 'hmac(sha1)' ${AUTH_1} 96 \
299 auth-trunc 'hmac(sha1)' ${AUTH_1} 96 \
307 auth-trunc 'hmac(sha1)' ${AUTH_2} 96 \
314 auth-trunc 'hmac(sha1)' ${AUTH_2} 96 \
/linux/arch/mips/include/asm/octeon/
H A Dcrypto.h8 * MD5/SHA1/SHA256/SHA512 instruction definitions added by
25 * Macros needed to implement MD5/SHA1/SHA256:
29 * The index can be 0-1 (MD5) or 0-2 (SHA1), 0-3 (SHA256).
40 * The index can be 0-1 (MD5) or 0-2 (SHA1), 0-3 (SHA256).
/linux/lib/crypto/
H A DMakefile285 libsha1-y := sha1.o
289 libsha1-y += arm/sha1-armv4-large.o
290 libsha1-$(CONFIG_KERNEL_MODE_NEON) += arm/sha1-armv7-neon.o \
291 arm/sha1-ce-core.o
293 libsha1-$(CONFIG_ARM64) += arm64/sha1-ce-core.o
295 libsha1-y += powerpc/sha1-powerpc-asm.o
296 libsha1-$(CONFIG_SPE) += powerpc/sha1-spe-asm.o
299 libsha1-$(CONFIG_X86) += x86/sha1-ssse3-and-avx.o \
300 x86/sha1-avx2-asm.o \
301 x86/sha1-ni-asm.o
/linux/arch/mips/generic/
H A Dboard-ocelot.its.S11 algo = "sha1";
22 algo = "sha1";
H A Dboard-jaguar2.its.S11 algo = "sha1";
21 algo = "sha1";
H A Dboard-boston.its.S10 algo = "sha1";
H A Dboard-marduk.its.S10 algo = "sha1";
H A Dboard-xilfpga.its.S10 algo = "sha1";
H A Dboard-ni169445.its.S10 algo = "sha1";
/linux/drivers/crypto/ccree/
H A Dcc_hash.h87 * @mode: The Hash mode. Supported modes: MD5/SHA1/SHA224/SHA256/SHA384/SHA512
99 * @mode: The Hash mode. Supported modes: MD5/SHA1/SHA224/SHA256/SHA384/SHA512
/linux/lib/crypto/sparc/
H A Dsha1_asm.S27 SHA1
64 SHA1
/linux/Documentation/translations/sp_SP/process/
H A Dmaintainer-kvm-x86.rst49 de una rama temática no tiene impacto en los hashes SHA1 de otros commit
436 árbol y la rama temática, junto con los SHA1 de los commits de los parches
449 Estabilidad SHA1
451 Los SHA1 no son 100% estables hasta que llegan al árbol de Linus. Un SHA1
454 actualización del correo electrónico de notificación si se aplica un SHA1
/linux/drivers/crypto/allwinner/sun4i-ss/
H A Dsun4i-ss.h8 * Support MD5 and SHA1 hash algorithms.
28 #include <crypto/sha1.h>
136 * @sha1_in_be: The SHA1 digest is given by SS in BE, and so need to be inverted.
/linux/Documentation/driver-api/mtd/
H A Dspi-intel.rst61 The SHA1 sums must match. Otherwise do not continue any further!
80 The SHA1 sums should match.
/linux/net/sunrpc/
H A DKconfig47 SHA-1 digests. These include aes128-cts-hmac-sha1-96 and
48 aes256-cts-hmac-sha1-96.
/linux/drivers/net/wireless/intel/iwlwifi/fw/
H A Dpnvm.c41 u32 sha1 = 0; in iwl_pnvm_handle_section() local
75 sha1 = le32_to_cpup((const __le32 *)data); in iwl_pnvm_handle_section()
79 sha1); in iwl_pnvm_handle_section()
80 pnvm_data->version = sha1; in iwl_pnvm_handle_section()
/linux/lib/crypto/arm/
H A Dsha1-ce-core.S42 sha1\op\().32 dg0, dg1a\ev, ta\ev
44 sha1\op\().32 dg0, \dg1, ta\ev
/linux/net/ipv6/
H A Dseg6_hmac.c36 #include <crypto/sha1.h>
151 hmac_sha1(&hinfo->key.sha1, ring, plen, output); in seg6_hmac_compute()
242 hmac_sha1_preparekey(&hinfo->key.sha1, in seg6_hmac_info_add()
/linux/Documentation/security/
H A DIMA-templates.rst10 and pathname. The filedata hash is limited to 20 bytes (md5/sha1).
66 calculated with the SHA1 or MD5 hash algorithm;

1234567