Home
last modified time | relevance | path

Searched full:mx6ull (Results 1 – 19 of 19) sorted by relevance

/linux/Documentation/devicetree/bindings/arm/
H A Dfsl.yaml714 - description: i.MX6ULL based Boards
719 - kontron,sl-imx6ull # Kontron SL i.MX6ULL SoM
727 - description: i.MX6ULL Armadeus Systems OPOS6ULDev Board
729 - const: armadeus,imx6ull-opos6uldev # OPOS6UL (i.MX6ULL) SoM on OPOS6ULDev board
730 - const: armadeus,imx6ull-opos6ul # OPOS6UL (i.MX6ULL) SoM
733 - description: i.MX6ULL chargebyte Tarragon Boards
742 - description: i.MX6ULL DHCOM SoM based Boards
752 - description: i.MX6ULL DHCOR SoM based Boards
758 - description: i.MX6ULL PHYTEC phyBOARD-Segin
767 - description: i.MX6ULL PHYTEC phyGATE-Tauri
[all …]
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6ull-dhcom-drc02.dts17 model = "DH electronics i.MX6ULL DHCOM on DRC02";
55 * GPIO line, however the i.MX6ULL UART driver assumes RX happens
H A Dimx6ull-pinfunc.h14 /* signals common for i.MX6UL and i.MX6ULL */
26 /* signals for i.MX6ULL only */
H A Dimx6ull-kontron-sl.dtsi11 model = "Kontron SL i.MX6ULL (N641X SOM)";
H A Dimx6ull-kontron-bl.dts13 model = "Kontron BL i.MX6ULL (N641X S)";
H A Dimx6ull-myir-mys-6ulx-eval.dts12 model = "MYiR i.MX6ULL MYS-6ULX Single Board Computer with NAND";
H A Dimx6ull-opos6uldev.dts10 model = "Armadeus Systems OPOS6UL SoM (i.MX6ULL) on OPOS6ULDev board";
H A Dimx6ull-dhcom-picoitx.dts17 model = "DH electronics i.MX6ULL DHCOM on PicoITX";
H A Dimx6ull-dhcom-pdk2.dts16 model = "DH electronics i.MX6ULL DHCOM on Premium Developer Kit (2)";
H A Dimx6ull-dhcor-som.dtsi33 * environment, set the maximum frequency for each DHCOM i.MX6ULL
H A Dimx6ull-dhcor-maveo-box.dts17 model = "DH electronics i.MX6ULL DHCOR on maveo box";
/linux/arch/arm/mach-imx/
H A Dmach-imx6ul.c15 imx_print_silicon_rev(cpu_is_imx6ull() ? "i.MX6ULL" : "i.MX6UL", in imx6ul_init_machine()
/linux/Documentation/devicetree/bindings/nvmem/
H A Dimx-ocotp.yaml16 i.MX6Q/D, i.MX6DL/S, i.MX6SL, i.MX6SX, i.MX6UL, i.MX6ULL/ULZ, i.MX6SLL,
/linux/drivers/cpufreq/
H A Dimx6q-cpufreq.c303 * 2b'10: 696000000Hz on i.MX6UL, 792000000Hz on i.MX6ULL; in imx6ul_opp_check_speed_grading()
304 * 2b'11: 900000000Hz on i.MX6ULL only; in imx6ul_opp_check_speed_grading()
/linux/drivers/soc/imx/
H A Dsoc-imx.c107 soc_id = "i.MX6ULL"; in imx_soc_device_init()
/linux/drivers/pinctrl/freescale/
H A Dpinctrl-imx6ul.c297 /* pad for i.MX6ULL lpsr pinmux */
/linux/Documentation/admin-guide/media/
H A Dimx7.rst158 i.MX6ULL-EVK with OV5640
/linux/Documentation/security/keys/
H A Dtrusted-encrypted.rst159 so the kernel default RNG is used. SoCs with DCP like the i.MX6ULL do have
/linux/drivers/clk/imx/
H A Dclk-imx6ul.c60 /* epdc_pre_sels, epdc_sels, esai_sels only exists on i.MX6ULL */