Home
last modified time | relevance | path

Searched +full:5 +full:mg (Results 1 – 25 of 41) sorted by relevance

12

/linux/Documentation/devicetree/bindings/iio/pressure/
H A Dhoneywell,hsc030pa.yaml52 1 - B, 5% to 95% of 2^14
53 2 - C, 5% to 85% of 2^14
65 400MD, 600MD, 001BD, 1.6BD, 2.5BD, 004BD, 2.5MG, 004MG, 006MG,
66 010MG, 016MG, 025MG, 040MG, 060MG, 100MG, 160MG, 250MG, 400MG,
67 600MG, 001BG, 1.6BG, 2.5BG, 004BG, 006BG, 010BG, 100KA, 160KA,
91 Provide VDD power to the sensor (either 3.3V or 5V depending on the chip)
/linux/Documentation/input/devices/
H A Dcma3000_d0x.rst116 5: 100 Hz Free fall mode
122 2000: 2000 mg or 2G Range
123 8000: 8000 mg or 8G Range
127 X: X * 71mg (8G Range)
128 X: X * 18mg (2G Range)
138 X: (X >> 2) * 18mg (2G Range)
139 X: (X & 0x0F) * 71 mg (8G Range)
/linux/include/linux/input/
H A Dadxl34x.h22 * form with a scale factor of 15.6 mg/LSB (i.e. 0x7F = +2 g)
49 * The data format is unsigned. The scale factor is 62.5 mg/LSB
114 #define ADXL_ACT_Y_EN (1 << 5)
127 * 62.5 mg/LSB. A zero value may result in undesirable behavior if
137 * factor is 62.5 mg/LSB. A zero value may result in undesirable
166 * occurring. The scale factor is 62.5 mg/LSB. A zero value may
168 * enabled. Values between 300 and 600 mg (0x05 to 0x09) are
179 * scale factor is 5 ms/LSB. A zero value may result in
202 * with RANGE to maintain a 4 mg/LSB scale factor. When this
240 #define ADXL_LINK (1 << 5)
[all …]
/linux/drivers/iio/pressure/
H A Dhsc030pa.c42 #define HSC_TEMPERATURE_MASK GENMASK(15, 5)
52 * function B: 5% - 95% of 2^14
53 * function C: 5% - 85% of 2^14
105 [HSC2_5MG] = "2.5MG", [HSC004MG] = "004MG", [HSC006MG] = "006MG",
106 [HSC010MG] = "010MG", [HSC016MG] = "016MG", [HSC025MG] = "025MG",
107 [HSC040MG] = "040MG", [HSC060MG] = "060MG", [HSC100MG] = "100MG",
108 [HSC160MG] = "160MG", [HSC250MG] = "250MG", [HSC400MG] = "400MG",
109 [HSC600MG] = "600MG", [HSC001BG] = "001BG", [HSC1_6BG] = "1.6BG",
429 .shift = 5,
H A Dmprls0025pa.c35 #define MPR_ST_BUSY BIT(5) /* device is busy */
97 [MPR0060MG] = "0060MG", [MPR0100MG] = "0100MG", [MPR0160MG] = "0160MG",
98 [MPR0250MG] = "0250MG", [MPR0400MG] = "0400MG", [MPR0600MG] = "0600MG",
221 * datasheet only says to wait at least 5 ms for the in mpr_read_pressure()
/linux/drivers/md/
H A Ddm-cache-target.c477 struct dm_cache_migration *mg; in alloc_migration() local
479 mg = mempool_alloc(&cache->migration_pool, GFP_NOIO); in alloc_migration()
481 memset(mg, 0, sizeof(*mg)); in alloc_migration()
483 mg->cache = cache; in alloc_migration()
486 return mg; in alloc_migration()
489 static void free_migration(struct dm_cache_migration *mg) in free_migration() argument
491 struct cache *cache = mg->cache; in free_migration()
496 mempool_free(mg, &cache->migration_pool); in free_migration()
1070 static void quiesce(struct dm_cache_migration *mg, in quiesce() argument
1073 init_continuation(&mg->k, continuation); in quiesce()
[all …]
/linux/drivers/gpu/drm/i915/display/
H A Dintel_ddi_buf_trans.c59 { .hsw = { 0x00D75FFF, 0x000C0004, 0x0 } }, /* 5: 600 900 3.5 */
132 { .hsw = { 0x00D7FFFF, 0x00140006, 0x0 } }, /* 5: 600 800 2.5 */
368 { .bxt = { 116, 0x9A, 0, 85, } }, /* 5: 600 3.5 */
387 { .bxt = { 48, 0, 0, 104, } }, /* 5: 250 1.5 */
409 { .bxt = { 77, 0x9A, 0, 85, } }, /* 5: 600 3.5 */
594 { .mg = { 0x18, 0x00, 0x00 } }, /* 0 0 */
595 { .mg = { 0x1D, 0x00, 0x05 } }, /* 0 1 */
596 { .mg = { 0x24, 0x00, 0x0C } }, /* 0 2 */
597 { .mg = { 0x2B, 0x00, 0x14 } }, /* 0 3 */
598 { .mg = { 0x21, 0x00, 0x00 } }, /* 1 0 */
[all …]
H A Dintel_dpll_mgr.h91 DPLL_ID_LCPLL_2700 = 5,
129 * @DPLL_ID_ICL_MGPLL1: ICL MG PLL 1 port 1 (C),
134 * @DPLL_ID_ICL_MGPLL2: ICL MG PLL 1 port 2 (D)
139 * @DPLL_ID_ICL_MGPLL3: ICL MG PLL 1 port 3 (E)
142 DPLL_ID_ICL_MGPLL3 = 5,
144 * @DPLL_ID_ICL_MGPLL4: ICL MG PLL 1 port 4 (F)
149 * @DPLL_ID_TGL_MGPLL5: TGL TC PLL port 5 (TC5)
H A Dintel_ddi.c87 [5] = DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_1,
312 return DDI_BUF_PHY_LINK_RATE(5); in ddi_buf_phy_link_rate()
1223 /* 5. Program swing and de-emphasis */ in icl_combo_phy_set_signal_levels()
1262 CRI_TXDEEMPH_OVERRIDE_17_12(trans->entries[level].mg.cri_txdeemph_override_17_12)); in icl_mg_phy_set_signal_levels()
1268 CRI_TXDEEMPH_OVERRIDE_17_12(trans->entries[level].mg.cri_txdeemph_override_17_12)); in icl_mg_phy_set_signal_levels()
1280 CRI_TXDEEMPH_OVERRIDE_11_6(trans->entries[level].mg.cri_txdeemph_override_11_6) | in icl_mg_phy_set_signal_levels()
1281 CRI_TXDEEMPH_OVERRIDE_5_0(trans->entries[level].mg.cri_txdeemph_override_5_0) | in icl_mg_phy_set_signal_levels()
1289 CRI_TXDEEMPH_OVERRIDE_11_6(trans->entries[level].mg.cri_txdeemph_override_11_6) | in icl_mg_phy_set_signal_levels()
1290 CRI_TXDEEMPH_OVERRIDE_5_0(trans->entries[level].mg.cri_txdeemph_override_5_0) | in icl_mg_phy_set_signal_levels()
1298 * In case of Legacy mode on MG PHY, both TX1 and TX2 enabled so use the in icl_mg_phy_set_signal_levels()
[all …]
/linux/Documentation/devicetree/bindings/phy/
H A Dphy-mvebu-comphy.txt31 consequently: MG clock, MG Core clock, AXI clock.
49 clocks = <&CP11X_LABEL(clk) 1 5>, <&CP11X_LABEL(clk) 1 6>,
/linux/net/mac80211/
H A Drc80211_minstrel_ht.c31 ((syms) * 18000 + 4000) / 5 : /* syms * 3.6 us */ \
282 * e.g for MCS9@20MHzx1Nss: Ndbps=8x52*(5/6) Nes=1
576 struct minstrel_mcs_group_data *mg; in minstrel_ht_set_best_prob_rate() local
586 mg = &mi->groups[cur_group]; in minstrel_ht_set_best_prob_rate()
587 mrs = &mg->rates[cur_idx]; in minstrel_ht_set_best_prob_rate()
609 max_gpr_group = MI_RATE_GROUP(mg->max_group_prob_rate); in minstrel_ht_set_best_prob_rate()
610 max_gpr_idx = MI_RATE_IDX(mg->max_group_prob_rate); in minstrel_ht_set_best_prob_rate()
623 mg->max_group_prob_rate = index; in minstrel_ht_set_best_prob_rate()
628 mg->max_group_prob_rate = index; in minstrel_ht_set_best_prob_rate()
673 struct minstrel_mcs_group_data *mg; in minstrel_ht_prob_rate_reduce_streams() local
[all …]
/linux/Documentation/devicetree/bindings/net/
H A Dmarvell,pp2.yaml39 - description: MG clock
40 - description: MG Core clock
111 - 5gbase-r
159 minItems: 5
162 minItems: 5
241 <&cp0_clk 1 5>, <&cp0_clk 1 6>, <&cp0_clk 1 18>;
/linux/drivers/clk/mvebu/
H A Dcp110-system-controller.c18 * - SDIO (2/5 PLL0)
22 * - 2/5 PLL0
58 #define CP110_CORE_SDIO 5
66 #define CP110_GATE_MG 5
92 [CP110_GATE_MG] = "mg-domain",
93 [CP110_GATE_MG_CORE] = "mg-core",
293 pll0_name, 0, 2, 5); in cp110_syscon_common_probe()
307 pll0_name, 0, 2, 5); in cp110_syscon_common_probe()
/linux/drivers/iio/imu/
H A Dadis16400.c3 * adis16400.c support Analog Devices ADIS16400/5
117 #define ADIS16400_DIAG_STAT_SELF_TEST 5
383 [5] = 100,
1007 .accel_scale_micro = IIO_G_TO_M_S_2(1000), /* 1 mg */
1032 .accel_scale_micro = IIO_G_TO_M_S_2(3333), /* 3.333 mg */
1045 .accel_scale_micro = IIO_G_TO_M_S_2(333), /* 0.333 mg */
1058 .accel_scale_micro = IIO_G_TO_M_S_2(1000), /* 1 mg */
1071 .accel_scale_micro = IIO_G_TO_M_S_2(3333), /* 3.333 mg */
1083 .accel_scale_micro = IIO_G_TO_M_S_2(3333), /* 3.333 mg */
1229 MODULE_DESCRIPTION("Analog Devices ADIS16400/5 IMU SPI driver");
/linux/drivers/staging/rts5208/
H A Drtsx_scsi.h89 #define KC_MG_R_PRO 0xBE /* MG-R PRO*/
107 #define SENSE_TYPE_MEDIA_WRITE_PROTECT 5
/linux/Documentation/driver-api/media/drivers/
H A Dtuners.rst38 5: With FM
73 MG: BG DKI M (?)
81 4[01][0136][269]F[HYNR]5
82 40x2: Tuner (5V/33V), TEMIC_API.
83 40x6: Tuner 5V
91 F[HYNR]5
/linux/drivers/iio/imu/inv_icm42600/
H A Dinv_icm42600_accel.c484 * Value is limited to +/-1g coded on 12 bits signed. Step is 0.5mg.
550 * 12 bits signed raw step 0.5mg to g: 5 / 10000 in inv_icm42600_accel_read_offset()
553 * (offset * 5 * 9.806650 * 1000000) / 10000 in inv_icm42600_accel_read_offset()
555 val64 = (int64_t)offset * 5LL * 9806650LL; in inv_icm42600_accel_read_offset()
600 inv_icm42600_accel_calibbias[5]; in inv_icm42600_accel_write_offset()
608 * g to raw 12 bits signed, step 0.5mg: 10000 / 5 in inv_icm42600_accel_write_offset()
610 * val * 10000 / (9.806650 * 1000000 * 5) in inv_icm42600_accel_write_offset()
613 /* for rounding, add + or - divisor (9806650 * 5) divided by 2 */ in inv_icm42600_accel_write_offset()
615 val64 += 9806650 * 5 / 2; in inv_icm42600_accel_write_offset()
617 val64 -= 9806650 * 5 / 2; in inv_icm42600_accel_write_offset()
[all …]
/linux/drivers/staging/iio/accel/
H A Dadis16240.c157 #define ADIS16240_DIAG_STAT_PWRON_FAIL_BIT 5
267 *val2 = IIO_G_TO_M_S_2(51400); /* 51.4 mg */ in adis16240_read_raw()
275 *val2 = IIO_G_TO_M_S_2(51400); /* 51.4 mg */ in adis16240_read_raw()
/linux/Documentation/devicetree/bindings/arm/marvell/
H A Dcp110-system-controller.txt40 - 0 5 SDIO core
47 - 1 5 MG Domain
48 - 1 6 MG Core
96 mpp5 5 gpio, dev(ad12), au(i2sdi), ge0(rxclk), tdm(intn), mss_uart(txd), uart1(rts), pcie1(clkreq),…
/linux/arch/sparc/include/uapi/asm/
H A Dpstate.h10 * | Resv | IG | MG | CLE | TLE | MM | RED | PEF | AM | PRIV | IE | AG |
12 * 63 12 11 10 9 8 7 6 5 4 3 2 1 0
39 * 63 43 42 40 39 32 31 24 23 20 19 8 7 5 4 0
94 * 63 48 47 32 31 24 23 16 15 8 7 5 4 0
/linux/drivers/iio/accel/
H A Dadis16209.c67 #define ADIS16209_STAT_SELFTEST_FAIL_BIT 5
167 * 1 LSB represents 0.244 mg. in adis16209_read_raw()
H A Dadxl372.c91 #define ADXL372_MEASURE_LINKLOOP_MSK GENMASK_ULL(5, 4)
97 #define ADXL372_TIMING_ODR_MSK GENMASK_ULL(7, 5)
98 #define ADXL372_TIMING_ODR_MODE(x) (((x) & 0x7) << 5)
101 #define ADXL372_FIFO_CTL_FORMAT_MSK GENMASK(5, 3)
113 #define ADXL372_STATUS_1_USR_NVM_BUSY(x) (((x) >> 5) & 0x1)
119 #define ADXL372_STATUS_2_ACT(x) (((x) >> 5) & 0x1)
133 #define ADXL372_INT1_MAP_ACT_MSK BIT(5)
134 #define ADXL372_INT1_MAP_ACT_MODE(x) (((x) & 0x1) << 5)
217 static const int adxl372_samp_freq_tbl[5] = {
221 static const int adxl372_bw_freq_tbl[5] = {
[all …]
/linux/drivers/input/misc/
H A Dadxl34x.c66 #define DOUBLE_TAP (1 << 5)
76 #define ACT_Y_EN (1 << 5)
91 #define ACT_Y_SRC (1 << 5)
103 #define PCTL_LINK (1 << 5)
112 #define INT_INVERT (1 << 5)
139 #define TRIGGER (1 << 5)
148 #define YSIGN (1 << 5)
171 #define ADXL346_3D_LEFT 5 /* -Y */
379 * completely popped, there must be at least 5 us between in adxl34x_irq()
388 * total of 5 us, which is at most 3.4 us at 5 MHz in adxl34x_irq()
[all …]
/linux/drivers/misc/lis3lv02d/
H A Dlis3lv02d.c61 * LIS3LV02D spec says 1024 LSBs corresponds 1 G -> 1LSB is 1000/1024 mG
62 * LIS302D spec says: 18 mG / digit
72 * LIS331DLH spec says 1LSBs corresponds 4G/4096 -> 1LSB is 1000/1024 mG.
131 /* In "12 bit right justified" mode, bit 6, bit 7, bit 8 = bit 5 */ in lis3lv02d_read_12()
184 u8 data[5]; in lis3lv02d_get_xyz()
186 lis3->blkread(lis3, OUTX, 5, data); in lis3lv02d_get_xyz()
/linux/drivers/acpi/
H A Dresource.c569 DMI_MATCH(DMI_PRODUCT_NAME, "MG-VCP2-15A3070T"),
576 DMI_MATCH(DMI_PRODUCT_NAME, "MG-VCP2-17A3070T"),
598 /* Infinity E15-5A165-BM */
604 /* Infinity E15-5A305-1M */
610 /* Lunnen Ground 15 / AMD Ryzen 5 5500U */
724 * resource (the legacy ISA resources). With modern ACPI 5 devices in acpi_dev_get_irqresource()

12