Home
last modified time | relevance | path

Searched +full:1 +full:ms (Results 1 – 25 of 1087) sorted by relevance

12345678910>>...44

/linux/drivers/spi/
H A Dspi-mpc52xx.c36 #define SPI_CTRL1_SPIE (1 << 7)
37 #define SPI_CTRL1_SPE (1 << 6)
38 #define SPI_CTRL1_MSTR (1 << 4)
39 #define SPI_CTRL1_CPOL (1 << 3)
40 #define SPI_CTRL1_CPHA (1 << 2)
41 #define SPI_CTRL1_SSOE (1 << 1)
42 #define SPI_CTRL1_LSBFE (1 << 0)
48 #define SPI_STATUS_SPIF (1 << 7)
49 #define SPI_STATUS_WCOL (1 << 6)
50 #define SPI_STATUS_MODF (1 << 4)
[all …]
/linux/Documentation/fb/
H A Dviafb.modes15 # Sync Width 3.813 us 0.064 ms
17 # Front Porch 0.636 us 0.318 ms
19 # Back Porch 1.907 us 1.048 ms
21 # Active Time 25.422 us 15.253 ms
23 # Blank Time 6.356 us 1.430 ms
33 geometry 480 640 480 640 32 timings 39722 72 24 19 1 48 3 endmode
40 # Sync Width 2.032 us 0.080 ms
42 # Front Porch 0.508 us 0.027 ms
43 # 2 chars 1 lines
44 # Back Porch 3.810 us 0.427 ms
[all …]
/linux/drivers/scsi/
H A Dmesh.c52 #if 1
82 #define ALLOW_SYNC(tgt) ((sync_targets >> (tgt)) & 1)
83 #define ALLOW_RESEL(tgt) ((resel_targets >> (tgt)) & 1)
84 #define ALLOW_DEBUG(tgt) ((debug_targets >> (tgt)) & 1)
186 static void mesh_done(struct mesh_state *ms, int start_next);
187 static void mesh_interrupt(struct mesh_state *ms);
188 static void cmd_complete(struct mesh_state *ms);
189 static void set_dma_cmds(struct mesh_state *ms, struct scsi_cmnd *cmd);
190 static void halt_dma(struct mesh_state *ms);
191 static void phase_mismatch(struct mesh_state *ms);
[all …]
/linux/include/crypto/
H A Dgf128mul.h24 1. distributions of this source code include the above copyright
61 * The elements of GF(2^128) := GF(2)[X]/(X^128-X^7-X^2-X^1-1) can
70 * b[0] b[1] b[2] b[3] b[13] b[14] b[15]
75 * The above buffer represents the polynomial 1, and X^7+X^2+X^1+1 looks
82 * represents X^127. X^7+X^2+X^1+1 looks like 00000000 .... 10000111,
105 * MS x[0] LS MS x[1] LS
106 * ms ls ms ls ms ls ms ls ms ls ms ls ms ls ms ls
109 * MS x[2] LS MS x[3] LS
110 * ms ls ms ls ms ls ms ls ms ls ms ls ms ls ms ls
115 * MS x[0] LS MS x[1] LS
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddisplay_mode_core.c847 // valid bpp = increments of 1/16 of a bit in dscceComputeDelay()
849 // max = such that compression is 1:1 in dscceComputeDelay()
851 …//valid numSlices = number of slices in the horiziontal direction per DSC engine in the set of {1,… in dscceComputeDelay()
863 // #all other modes operate at 1 pixel per clock in dscceComputeDelay()
865 pixelsPerClock = 1; in dscceComputeDelay()
869 pixelsPerClock = 1; in dscceComputeDelay()
872 initalXmitDelay = (dml_uint_t)(dml_round(rcModelSize / 2.0 / BPP / pixelsPerClock, 1)); in dscceComputeDelay()
889 s = 1; in dscceComputeDelay()
897 ax = (a + 2) / 3 + D + 6 + 1; in dscceComputeDelay()
898 L = (ax + wx - 1) / wx; in dscceComputeDelay()
[all …]
/linux/drivers/md/
H A Ddm-raid1.c27 #define MAX_RECOVERY 1 /* Maximum number of regions recovered in parallel. */
29 #define MAX_NR_MIRRORS (DM_KCOPYD_MAX_REGIONS + 1)
51 struct mirror_set *ms; member
99 struct mirror_set *ms = context; in wakeup_mirrord() local
101 queue_work(ms->kmirrord_wq, &ms->kmirrord_work); in wakeup_mirrord()
106 struct mirror_set *ms = from_timer(ms, t, timer); in delayed_wake_fn() local
108 clear_bit(0, &ms->timer_pending); in delayed_wake_fn()
109 wakeup_mirrord(ms); in delayed_wake_fn()
112 static void delayed_wake(struct mirror_set *ms) in delayed_wake() argument
114 if (test_and_set_bit(0, &ms->timer_pending)) in delayed_wake()
[all …]
/linux/tools/testing/selftests/tc-testing/tc-tests/qdiscs/
H A Dnetem.json14 "cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root netem",
17 "matchPattern": "qdisc netem 1: root refcnt [0-9]+ limit",
18 "matchCount": "1",
20 "$TC qdisc del dev $DUMMY handle 1: root"
35 "cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root netem limit 200",
38 "matchPattern": "qdisc netem 1: root refcnt [0-9]+ limit 200",
39 "matchCount": "1",
41 "$TC qdisc del dev $DUMMY handle 1: root"
56 "cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root netem delay 100ms",
59 "matchPattern": "qdisc netem 1: root refcnt [0-9]+ .*delay 100ms",
[all …]
H A Dcodel.json14 "cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root codel",
17 "matchPattern": "qdisc codel 1: root refcnt [0-9]+ limit 1000p target 5ms interval 100ms",
18 "matchCount": "1",
20 "$TC qdisc del dev $DUMMY handle 1: root"
35 "cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root codel limit 1500",
38 "matchPattern": "qdisc codel 1: root refcnt [0-9]+ limit 1500p target 5ms interval 100ms",
39 "matchCount": "1",
41 "$TC qdisc del dev $DUMMY handle 1: root"
56 "cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root codel target 100ms",
59 "matchPattern": "qdisc codel 1: root refcnt [0-9]+ limit 1000p target 100ms interval 100ms",
[all …]
H A Dfq_codel.json14 "cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root fq_codel",
17 …"matchPattern": "qdisc fq_codel 1: root refcnt [0-9]+ limit 10240p flows 1024 quantum.*target 5ms …
18 "matchCount": "1",
20 "$TC qdisc del dev $DUMMY handle 1: root"
35 "cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root fq_codel limit 1000",
38 …"matchPattern": "qdisc fq_codel 1: root refcnt [0-9]+ limit 1000p flows 1024 quantum.*target 5ms i…
39 "matchCount": "1",
41 "$TC qdisc del dev $DUMMY handle 1: root"
56 "cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root fq_codel memory_limit 100000",
59 …"matchPattern": "qdisc fq_codel 1: root refcnt [0-9]+ limit 10240p flows 1024 quantum.*target 5ms …
[all …]
/linux/lib/zstd/compress/
H A Dzstd_lazy.c20 ZSTD_updateDUBT(ZSTD_matchState_t* ms, in ZSTD_updateDUBT() argument
24 const ZSTD_compressionParameters* const cParams = &ms->cParams; in ZSTD_updateDUBT()
25 U32* const hashTable = ms->hashTable; in ZSTD_updateDUBT()
28 U32* const bt = ms->chainTable; in ZSTD_updateDUBT()
29 U32 const btLog = cParams->chainLog - 1; in ZSTD_updateDUBT()
30 U32 const btMask = (1 << btLog) - 1; in ZSTD_updateDUBT()
32 const BYTE* const base = ms->window.base; in ZSTD_updateDUBT()
34 U32 idx = ms->nextToUpdate; in ZSTD_updateDUBT()
38 idx, target, ms->window.dictLimit); in ZSTD_updateDUBT()
42 assert(idx >= ms->window.dictLimit); /* condition for valid base+idx */ in ZSTD_updateDUBT()
[all …]
H A Dzstd_fast.c15 void ZSTD_fillHashTable(ZSTD_matchState_t* ms, in ZSTD_fillHashTable() argument
19 const ZSTD_compressionParameters* const cParams = &ms->cParams; in ZSTD_fillHashTable()
20 U32* const hashTable = ms->hashTable; in ZSTD_fillHashTable()
23 const BYTE* const base = ms->window.base; in ZSTD_fillHashTable()
24 const BYTE* ip = base + ms->nextToUpdate; in ZSTD_fillHashTable()
38 for (p = 1; p < fastHashFillStep; ++p) { in ZSTD_fillHashTable()
50 * 1. Hash (map position to hash value via input read)
59 * Rather than do 1->2->3->4 sequentially for a single position before moving
71 * N+1 | ... TM
88 * N+1 | H
[all …]
H A Dzstd_double_fast.c15 void ZSTD_fillDoubleHashTable(ZSTD_matchState_t* ms, in ZSTD_fillDoubleHashTable() argument
18 const ZSTD_compressionParameters* const cParams = &ms->cParams; in ZSTD_fillDoubleHashTable()
19 U32* const hashLarge = ms->hashTable; in ZSTD_fillDoubleHashTable()
22 U32* const hashSmall = ms->chainTable; in ZSTD_fillDoubleHashTable()
24 const BYTE* const base = ms->window.base; in ZSTD_fillDoubleHashTable()
25 const BYTE* ip = base + ms->nextToUpdate; in ZSTD_fillDoubleHashTable()
33 for (; ip + fastHashFillStep - 1 <= iend; ip += fastHashFillStep) { in ZSTD_fillDoubleHashTable()
52 ZSTD_matchState_t* ms, seqStore_t* seqStore, U32 rep[ZSTD_REP_NUM], in ZSTD_compressBlock_doubleFast_noDict_generic() argument
55 ZSTD_compressionParameters const* cParams = &ms->cParams; in ZSTD_compressBlock_doubleFast_noDict_generic()
56 U32* const hashLong = ms->hashTable; in ZSTD_compressBlock_doubleFast_noDict_generic()
[all …]
H A Dzstd_opt.c17 #define ZSTD_MAX_PRICE (1<<30)
28 # define BITCOST_MULTIPLIER (1 << BITCOST_ACCURACY)
32 # define BITCOST_MULTIPLIER (1 << BITCOST_ACCURACY)
36 # define BITCOST_MULTIPLIER (1 << BITCOST_ACCURACY)
42 return (ZSTD_highbit32(stat+1) * BITCOST_MULTIPLIER); in ZSTD_bitWeight()
47 U32 const stat = rawStat + 1; in ZSTD_fracWeight()
94 …DEBUGLOG(5, "ZSTD_downscaleStats (nbElts=%u, shift=%u)", (unsigned)lastEltIndex+1, (unsigned)shift… in ZSTD_downscaleStats()
96 for (s=0; s<lastEltIndex+1; s++) { in ZSTD_downscaleStats()
97 table[s] = 1 + (table[s] >> shift); in ZSTD_downscaleStats()
108 U32 const prevsum = sum_u32(table, lastEltIndex+1); in ZSTD_scaleStats()
[all …]
/linux/sound/soc/codecs/
H A Dssm2518.c47 #define SSM2518_POWER1_MCS_MASK (0xf << 1)
48 #define SSM2518_POWER1_MCS_64FS (0x0 << 1)
49 #define SSM2518_POWER1_MCS_128FS (0x1 << 1)
50 #define SSM2518_POWER1_MCS_256FS (0x2 << 1)
51 #define SSM2518_POWER1_MCS_384FS (0x3 << 1)
52 #define SSM2518_POWER1_MCS_512FS (0x4 << 1)
53 #define SSM2518_POWER1_MCS_768FS (0x5 << 1)
54 #define SSM2518_POWER1_MCS_100FS (0x6 << 1)
55 #define SSM2518_POWER1_MCS_200FS (0x7 << 1)
56 #define SSM2518_POWER1_MCS_400FS (0x8 << 1)
[all …]
H A Dadau1761.c59 #define ADAU1761_PLAY_MONO_OUTPUT_VOL_UNMUTE BIT(1)
125 static const DECLARE_TLV_DB_SCALE(adau1761_sing_in_tlv, -1500, 300, 1);
128 static const DECLARE_TLV_DB_SCALE(adau1761_sidetone_tlv, -1800, 300, 1);
129 static const DECLARE_TLV_DB_SCALE(adau1761_boost_tlv, -600, 600, 1);
130 static const DECLARE_TLV_DB_SCALE(adau1761_pga_boost_tlv, -2000, 2000, 1);
159 ADAU17X1_REC_POWER_MGMT, 1, 0x3, adau1761_bias_select_text,
163 3, 0, 1, 2,
168 "24 ms",
169 "48 ms",
170 "96 ms",
[all …]
H A Dmax98388.c81 MAX98388_R210F_GLOBAL_EN, 1); in max98388_dac_event()
108 SOC_DAPM_SINGLE("Switch", MAX98388_R205F_PCM_TX_EN, 0, 1, 0);
120 MAX98388_R20A7_IV_DATA_EN, 1, 0),
124 MAX98388_R205D_PCM_TX_SRC_EN, 1, 0),
131 static DECLARE_TLV_DB_SCALE(max98388_digital_tlv, -6350, 50, 1);
135 "0dBFS", "-1dBFS", "-2dBFS", "-3dBFS", "-4dBFS", "-5dBFS",
176 "320us", "640us", "1.28ms", "2.56ms", "5.12ms", "10.24ms",
177 "20.48ms", "40.96ms", "81.92ms", "163.84ms"
187 "1.28ms", "2.56ms", "5.12ms", "10.24ms", "20.48ms", "40.96ms",
188 "81.92ms", "163.84ms", "327.68ms", "655.36ms"
[all …]
/linux/drivers/hid/
H A Dhid-microsoft.c23 #define MS_ERGONOMY BIT(1)
42 #define ENABLE_STRONG BIT(1)
62 struct ms_data *ms = hid_get_drvdata(hdev); in ms_report_fixup() local
63 unsigned long quirks = ms->quirks; in ms_report_fixup()
89 * the MS office kb labelled "Office Home" and "Task Pane". in ms_ergonomy_kb_quirk()
93 return 1; in ms_ergonomy_kb_quirk()
96 return 1; in ms_ergonomy_kb_quirk()
121 * (this usage is found on interface 1). in ms_ergonomy_kb_quirk()
126 return -1; in ms_ergonomy_kb_quirk()
139 return 1; in ms_ergonomy_kb_quirk()
[all …]
/linux/Documentation/sound/cards/
H A Dserial-u16550.rst8 * 1 - Midiator MS-124T support (1)
9 * 2 - Midiator MS-124W S/A mode (2)
10 * 3 - MS-124W M/B mode support (3)
13 For the Midiator MS-124W, you must set the physical M-S and A-B
19 number plus 1. Roland modules use this command to switch between different
36 In MS-124T mode, one raw MIDI substream is supported (midiCnD0); the outs
37 module parameter is automatically set to 1. The driver sends the same data to
41 Usage example for MS-124T, with A-B switch in A position:
45 /sbin/modprobe snd-serial-u16550 port=0x3f8 irq=4 adaptor=1 \
48 In MS-124W S/A mode, one raw MIDI substream is supported (midiCnD0);
[all …]
/linux/Documentation/scheduler/
H A Dsched-bwc.rst32 (U = \Sum u_i) <= 1
35 stable. After all, if U were > 1, then for every second of walltime,
84 cpu.cfs_period_us=100ms
85 cpu.cfs_quota_us=-1
88 A value of -1 for cpu.cfs_quota_us indicates that the group does not have any
95 period is 1ms. There is also an upper bound on the period length of 1s.
120 /proc/sys/kernel/sched_cfs_bandwidth_slice_us (default=5ms)
163 Once a slice is assigned to a cpu it does not expire. However all but 1ms of
181 1ms per cpu or as defined by min_cfs_rq_runtime). This slight burst only
186 also limits the burst ability to no more than 1ms per cpu. This provides
[all …]
/linux/sound/pci/ice1712/
H A Dwm8776.c20 u8 bus_addr = addr << 1 | data >> 8; /* addr + 9th data bit */ in snd_wm8776_write()
87 case 1: /* Limiter */ in snd_wm8776_set_agc()
119 static const DECLARE_TLV_DB_SCALE(wm8776_hp_tlv, -7400, 100, 1);
120 static const DECLARE_TLV_DB_SCALE(wm8776_dac_tlv, -12750, 50, 1);
121 static const DECLARE_TLV_DB_SCALE(wm8776_adc_tlv, -10350, 50, 1);
287 .enum_names = { "0.25 ms", "0.5 ms", "1 ms", "2 ms", "4 ms",
288 "8 ms", "16 ms", "32 ms", "64 ms", "128 ms", "256 ms" },
297 .enum_names = { "1.2 ms", "2.4 ms", "4.8 ms", "9.6 ms",
298 "19.2 ms", "38.4 ms", "76.8 ms", "154 ms", "307 ms",
299 "614 ms", "1.23 s" },
[all …]
/linux/Documentation/devicetree/bindings/input/touchscreen/
H A Dbrcm,iproc-touchscreen.txt13 Should set to 1.
15 in reg property. Should set to 1.
18 - scanning_period: Time between scans. Each step is 1024 us. Valid 1-256.
20 - settling_timeout: The settling duration (in ms) is the amount of time
24 0 = 0.008 ms
25 1 = 0.01 ms
26 2 = 0.02 ms
27 3 = 0.04 ms
28 4 = 0.08 ms
29 5 = 0.16 ms
[all …]
/linux/mm/
H A Dsparse.c24 * 1) mem_section - memory sections, mem_map's for valid memory
132 unsigned long max_sparsemem_pfn = (PHYSMEM_END + 1) >> PAGE_SHIFT; in mminit_validate_memmodel_limits()
142 WARN_ON_ONCE(1); in mminit_validate_memmodel_limits()
149 WARN_ON_ONCE(1); in mminit_validate_memmodel_limits()
164 static void __section_mark_present(struct mem_section *ms, in __section_mark_present() argument
170 ms->section_mem_map |= SECTION_MARKED_PRESENT; in __section_mark_present()
174 for (section_nr = next_present_section_nr(start-1); \
175 section_nr != -1; \
180 return next_present_section_nr(-1); in first_present_section_nr()
188 int end = subsection_map_index(pfn + nr_pages - 1); in subsection_mask_set()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/
H A Ddml2_core_shared.c766 memset(&mode_lib->ms, 0, sizeof(struct dml2_core_internal_mode_support)); in dml2_core_shared_mode_support()
768 mode_lib->ms.num_active_planes = display_cfg->num_planes; in dml2_core_shared_mode_support()
771 mode_lib->ms.state_idx = in_out_params->min_clk_index; in dml2_core_shared_mode_support()
772 mode_lib->ms.SOCCLK = ((double)mode_lib->soc.clk_table.socclk.clk_values_khz[0] / 1000); in dml2_core_shared_mode_support()
773 …mode_lib->ms.DCFCLK = ((double)min_clk_table->dram_bw_table.entries[in_out_params->min_clk_index].… in dml2_core_shared_mode_support()
774 …mode_lib->ms.FabricClock = ((double)min_clk_table->dram_bw_table.entries[in_out_params->min_clk_in… in dml2_core_shared_mode_support()
775 mode_lib->ms.MaxDCFCLK = (double)min_clk_table->max_clocks_khz.dcfclk / 1000; in dml2_core_shared_mode_support()
776 mode_lib->ms.MaxFabricClock = (double)min_clk_table->max_clocks_khz.fclk / 1000; in dml2_core_shared_mode_support()
777 mode_lib->ms.max_dispclk_freq_mhz = (double)min_clk_table->max_clocks_khz.dispclk / 1000; in dml2_core_shared_mode_support()
778 mode_lib->ms.max_dscclk_freq_mhz = (double)min_clk_table->max_clocks_khz.dscclk / 1000; in dml2_core_shared_mode_support()
[all …]
/linux/fs/dlm/
H A Dlock.c31 Stage 1 (lock, unlock) is mainly about checking input args and
89 const struct dlm_message *ms, bool local);
90 static int receive_extralen(const struct dlm_message *ms);
99 * Usage: matrix[grmode+1][rqmode+1] (although m[rq+1][gr+1] is the same)
104 {1, 1, 1, 1, 1, 1, 1, 0}, /* UN */
105 {1, 1, 1, 1, 1, 1, 1, 0}, /* NL */
106 {1, 1, 1, 1, 1, 1, 0, 0}, /* CR */
107 {1, 1, 1, 1, 0, 0, 0, 0}, /* CW */
108 {1, 1, 1, 0, 1, 0, 0, 0}, /* PR */
109 {1, 1, 1, 0, 0, 0, 0, 0}, /* PW */
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dcirrus,cs42l42.yaml27 maxItems: 1
53 maxItems: 1
58 maxItems: 1
67 1 - Open when unplugged, shorted to tip when plugged.
73 maximum: 1
80 0 - 0ms
81 1 - 125ms
82 2 - 250ms
83 3 - 500ms
84 4 - 750ms
[all …]

12345678910>>...44