Home
last modified time | relevance | path

Searched +full:18 +full:bpp (Results 1 – 25 of 61) sorted by relevance

123

/linux/include/video/
H A Dsh_mobile_lcdc.h75 #define LDDFR_CF1 (1 << 18)
105 RGB8 = LDMT1R_MIFTYP_RGB8, /* 24bpp, 8:8:8 */
106 RGB9 = LDMT1R_MIFTYP_RGB9, /* 18bpp, 9:9 */
107 RGB12A = LDMT1R_MIFTYP_RGB12A, /* 24bpp, 12:12 */
108 RGB12B = LDMT1R_MIFTYP_RGB12B, /* 12bpp */
109 RGB16 = LDMT1R_MIFTYP_RGB16, /* 16bpp */
110 RGB18 = LDMT1R_MIFTYP_RGB18, /* 18bpp */
111 RGB24 = LDMT1R_MIFTYP_RGB24, /* 24bpp */
112 YUV422 = LDMT1R_MIFTYP_YCBCR, /* 16bpp */
113 SYS8A = LDMT1R_IFM | LDMT1R_MIFTYP_SYS8A, /* 24bpp, 8:8:8 */
[all …]
/linux/Documentation/fb/
H A Darkfb.rst19 * 4 bpp pseudocolor modes (with 18bit palette, two variants)
20 * 8 bpp pseudocolor mode (with 18bit palette)
21 * 16 bpp truecolor modes (RGB 555 and RGB 565)
22 * 24 bpp truecolor mode (RGB 888)
23 * 32 bpp truecolor mode (RGB 888)
24 * text mode (activated by bpp = 0)
36 There are two 4 bpp modes. First mode (selected if nonstd == 0) is mode with
54 * support for fontwidths != 8 in 4 bpp modes
H A Ds3fb.rst26 * 4 bpp pseudocolor modes (with 18bit palette, two variants)
27 * 8 bpp pseudocolor mode (with 18bit palette)
28 * 16 bpp truecolor modes (RGB 555 and RGB 565)
29 * 24 bpp truecolor mode (RGB 888) on (only on Virge VX)
30 * 32 bpp truecolor mode (RGB 888) on (not on Virge VX)
31 * text mode (activated by bpp = 0)
45 There are two 4 bpp modes. First mode (selected if nonstd == 0) is mode with
62 * 24 bpp mode support on more cards
63 * support for fontwidths != 8 in 4 bpp modes
H A Dvt8623fb.rst18 * 4 bpp pseudocolor modes (with 18bit palette, two variants)
19 * 8 bpp pseudocolor mode (with 18bit palette)
20 * 16 bpp truecolor mode (RGB 565)
21 * 32 bpp truecolor mode (RGB 888)
22 * text mode (activated by bpp = 0)
33 There are two 4 bpp modes. First mode (selected if nonstd == 0) is mode with
49 * support for fontwidths != 8 in 4 bpp modes
H A Dviafb.rst29 color depth: 8 bpp, 16 bpp, 32 bpp supports.
85 - 18: Resolution: 1280x768, Channel: dual, Dithering: Enable
194 and bpp, need to call VIAFB specified ioctl interface VIAFB_SET_DEVICE
/linux/drivers/gpu/drm/gma500/
H A Doaktrail.h76 struct oaktrail_timing_info DTD;/*18 bytes, Standard definition */
89 /* Bit0: 16bpp (not supported in LNC), */
90 /* Bit1: 18bpp loosely packed, */
91 /* Bit2: 18bpp packed, */
92 /* Bit3: 24bpp */
105 struct oaktrail_timing_info DTD;/*18 bytes, Standard definition */
119 /* Bit0: 16bpp (not supported in LNC), */
120 /* Bit1: 18bpp loosely packed, */
121 /* Bit2: 18bpp packed, */
122 /* Bit3: 24bpp */
H A Dintel_bios.c56 dev_priv->edp.bpp = 18; in parse_edp()
60 dev_priv->edp.bpp); in parse_edp()
68 dev_priv->edp.bpp = 18; in parse_edp()
71 dev_priv->edp.bpp = 24; in parse_edp()
74 dev_priv->edp.bpp = 30; in parse_edp()
103 DRM_DEBUG_KMS("VBT reports EDP: Lane_count %d, Lane_rate %d, Bpp %d\n", in parse_edp()
104 dev_priv->edp.lanes, dev_priv->edp.rate, dev_priv->edp.bpp); in parse_edp()
/linux/drivers/media/platform/renesas/rzg2l-cru/
H A Drzg2l-csi2.c160 { 760, 16 }, { 810, 17 }, { 850, 18 },
205 .tclk_settle = 18,
214 .tclk_settle = 18,
215 .ths_settle = 18,
223 unsigned int bpp; member
227 { .code = MEDIA_BUS_FMT_UYVY8_1X16, .bpp = 16 },
228 { .code = MEDIA_BUS_FMT_SBGGR8_1X8, .bpp = 8, },
229 { .code = MEDIA_BUS_FMT_SGBRG8_1X8, .bpp = 8, },
230 { .code = MEDIA_BUS_FMT_SGRBG8_1X8, .bpp = 8, },
231 { .code = MEDIA_BUS_FMT_SRGGB8_1X8, .bpp = 8, },
[all …]
/linux/drivers/gpu/drm/msm/dp/
H A Ddp_link.h86 * msm_dp_link_bit_depth_to_bpp() - convert test bit depth to bpp
89 * Returns: the bits per pixel (bpp) to be used corresponding to the
103 return 18; in msm_dp_link_bit_depth_to_bpp()
115 u32 msm_dp_link_get_test_bits_depth(struct msm_dp_link *msm_dp_link, u32 bpp);
/linux/drivers/gpu/drm/radeon/
H A Dsi_reg.h50 /* 8 BPP */
52 /* 16 BPP */
59 /* 32 BPP */
81 # define SI_GRPH_MACRO_TILE_ASPECT(x) (((x) & 0x3) << 18)
H A Dcik_reg.h52 /* 8 BPP */
54 /* 16 BPP */
61 /* 32 BPP */
83 # define CIK_GRPH_MACRO_TILE_ASPECT(x) (((x) & 0x3) << 18)
H A Dcikd.h333 # define MST_MEM_LS_EN (1 << 18)
403 # define LC_OTHER_SIDE_EVER_SENT_GEN2 (1 << 18)
410 # define LC_ALLOW_PDWN_IN_L23 (1 << 18)
523 #define WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT (1 << 18)
580 #define MC_CG_ENABLE (1 << 18)
899 # define DC_HPD1_RX_INTERRUPT (1 << 18)
908 # define DC_HPD2_RX_INTERRUPT (1 << 18)
914 # define DC_HPD3_RX_INTERRUPT (1 << 18)
919 # define DC_HPD4_RX_INTERRUPT (1 << 18)
924 # define DC_HPD5_RX_INTERRUPT (1 << 18)
[all …]
H A Devergreen_reg.h78 /* 8 BPP */
80 /* 16 BPP */
87 /* 32 BPP */
109 # define EVERGREEN_GRPH_MACRO_TILE_ASPECT(x) (((x) & 0x3) << 18)
/linux/drivers/staging/sm750fb/
H A Dsm750.c23 {NULL, 60, 1024, 600, 20423, 144, 40, 18, 1, 104, 3,
142 unsigned int base, pitch, bpp, rop; in lynxfb_ops_fillrect() local
157 bpp = info->var.bits_per_pixel >> 3; in lynxfb_ops_fillrect()
159 color = (bpp == 1) ? region->color : in lynxfb_ops_fillrect()
172 base, pitch, bpp, in lynxfb_ops_fillrect()
184 unsigned int base, pitch, bpp; in lynxfb_ops_copyarea() local
195 bpp = info->var.bits_per_pixel >> 3; in lynxfb_ops_copyarea()
207 base, pitch, bpp, region->dx, region->dy, in lynxfb_ops_copyarea()
216 unsigned int base, pitch, bpp; in lynxfb_ops_imageblit() local
229 bpp = info->var.bits_per_pixel >> 3; in lynxfb_ops_imageblit()
[all …]
H A Dsm750.h18 SM750_DUAL_TFT = 2, /* dual 18 bit tft */
54 u32 base, u32 pitch, u32 bpp,
62 u32 bpp, u32 dx, u32 dy,
/linux/drivers/gpu/drm/nouveau/dispnv04/
H A Dhw.h56 extern void nouveau_calc_arb(struct drm_device *, int vclk, int bpp,
367 (cre_heb & ~0x40) | ((offset >> 18) & 0x40)); in nv_set_crtc_base()
389 nv_pitch_align(struct drm_device *dev, uint32_t width, int bpp) in nv_pitch_align() argument
394 if (bpp == 15) in nv_pitch_align()
395 bpp = 16; in nv_pitch_align()
396 if (bpp == 24) in nv_pitch_align()
397 bpp = 8; in nv_pitch_align()
401 mask = 128 / bpp - 1; in nv_pitch_align()
403 mask = 512 / bpp - 1; in nv_pitch_align()
/linux/arch/sparc/include/uapi/asm/
H A Dfbio.h33 #define FBTYPE_SUNGT 18
176 int mdi_mode; /* 8bpp, 16bpp or 32bpp */
/linux/arch/x86/boot/
H A Dvesa.h22 u16 total_memory; /* 18 */
38 u16 h_res; /* 18 */
43 u8 bpp; /* 25 */ member
/linux/drivers/video/fbdev/
H A Ds1d13xxxfb.c204 dbg("s1d13xxxfb_set_par: bpp=%d\n", info->var.bits_per_pixel); in s1d13xxxfb_set_par()
231 dbg("bpp not supported!\n"); in s1d13xxxfb_set_par()
441 u16 bpp; in s1d13xxxfb_bitblt_copyarea() local
446 bpp = (info->var.bits_per_pixel >> 3); in s1d13xxxfb_bitblt_copyarea()
447 stride = bpp * info->var.xres; in s1d13xxxfb_bitblt_copyarea()
451 dst = (((dy + height - 1) * stride) + (bpp * (dx + width - 1))); in s1d13xxxfb_bitblt_copyarea()
452 src = (((sy + height - 1) * stride) + (bpp * (sx + width - 1))); in s1d13xxxfb_bitblt_copyarea()
455 } else { /* (y * xres) + (bpp * x) */ in s1d13xxxfb_bitblt_copyarea()
456 dst = (dy * stride) + (bpp * dx); in s1d13xxxfb_bitblt_copyarea()
457 src = (sy * stride) + (bpp * sx); in s1d13xxxfb_bitblt_copyarea()
[all …]
/linux/drivers/video/fbdev/omap2/omapfb/dss/
H A Doverlay.c182 * RGB12U or RGB16 mode, and video port width interface is 18bpp or 24bpp
/linux/drivers/gpu/drm/bridge/imx/
H A Dimx93-mipi-dsi.c37 #define SHADOW_CLR BIT(18)
473 int bpp; in imx93_dsi_get_phy_configure_opts() local
476 bpp = mipi_dsi_pixel_format_to_bpp(format); in imx93_dsi_get_phy_configure_opts()
477 if (bpp < 0) { in imx93_dsi_get_phy_configure_opts()
478 dev_dbg(dev, "failed to get bpp for pixel format %d\n", format); in imx93_dsi_get_phy_configure_opts()
482 ret = phy_mipi_dphy_get_default_config(mode->clock * MSEC_PER_SEC, bpp, in imx93_dsi_get_phy_configure_opts()
723 HSTT(110, 25, 18, 17, 11),
724 HSTT(120, 26, 20, 18, 11),
736 HSTT(275, 43, 29, 32, 18),
738 HSTT(325, 48, 33, 36, 18),
/linux/arch/m68k/include/asm/
H A Dfbio.h33 #define FBTYPE_SUNGT 18
179 int mdi_mode; /* 8bpp, 16bpp or 32bpp */
/linux/drivers/gpu/drm/vc4/
H A Dvc4_regs.h249 # define SCALER_DISPCTRL_DSP3_MUX_MASK VC4_MASK(19, 18)
250 # define SCALER_DISPCTRL_DSP3_MUX_SHIFT 18
367 /* Set to have DISPSLAVE return 2 16bpp pixels and no status data. */
437 # define SCALER_DISPSTAT1_FRCNT0_MASK VC4_MASK(23, 18)
438 # define SCALER_DISPSTAT1_FRCNT0_SHIFT 18
555 # define SCALER6_CONTROL_PF_LINES_MASK VC4_MASK(22, 18)
756 # define VC4_HDMI_AUDIO_PACKET_FORCE_B_FRAME BIT(18)
1014 # define VC4_HD_VID_CTL_BLANKPIX BIT(18)
1059 /* 8bpp */
1061 /* 16bpp */
[all …]
/linux/drivers/video/fbdev/geode/
H A Dlxfb.h54 static inline unsigned int lx_get_pitch(unsigned int xres, int bpp) in lx_get_pitch() argument
56 return (((xres * (bpp >> 3)) + 7) & ~7); in lx_get_pitch()
236 #define DC_GENLK_CTL_GENLK_EN (1 << 18)
317 #define VP_DCFG_PWR_SEQ_DELAY ((1 << 17) | (1 << 18) | (1 << 19))
/linux/drivers/gpu/drm/i915/display/
H A Dintel_vdsc_regs.h90 #define DSC_PPS0_422_ENABLE REG_BIT(18)
104 #define DSC_PPS1_BPP(bpp) REG_FIELD_PREP(DSC_PPS1_BPP_MASK, bpp) argument
180 #define DSC_PPS16_SLICE_PER_LINE_MASK REG_GENMASK(18, 16)
193 /* PPS 18 (MTL+) */

123