Home
last modified time | relevance | path

Searched +full:100 +full:base +full:- +full:fx (Results 1 – 25 of 28) sorted by relevance

12

/linux/Documentation/devicetree/bindings/net/
H A Dti,dp83869.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - $ref: ethernet-phy.yaml#
14 - Andrew Davis <afd@ti.com>
17 The DP83869HM device is a robust, fully-featured Gigabit (PHY) transceiver
18 with integrated PMD sublayers that supports 10BASE-Te, 100BASE-TX and
19 1000BASE-T Ethernet protocols. The DP83869 also supports 1000BASE-X and
20 100BASE-FX Fiber protocols.
23 the DP83869HM can run 1000BASE-X-to-1000BASE-T and 100BASE-FX-to-100BASE-TX
[all …]
H A Dqcom,qca807x.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Christian Marangi <ansuelsmth@gmail.com>
11 - Robert Marko <robert.marko@sartura.hr>
15 IEEE 802.3 clause 22 compliant 10BASE-Te, 100BASE-TX and
16 1000BASE-T PHY-s.
21 Both models have a combo port that supports 1000BASE-X and
22 100BASE-FX fiber.
25 output only pins that natively drive LED-s for up to 2 attached
[all …]
H A Dmicrel.txt3 These properties cover the base properties Micrel PHYs.
7 - micrel,led-mode : LED mode value to set for PHYs with configurable LEDs.
23 - micrel,rmii-reference-clock-select-25-mhz: RMII Reference Clock Select
30 non-standard, inverted function of this configuration bit.
31 Specifically, a clock reference ("rmii-ref" below) is always needed to
34 - clocks, clock-names: contains clocks according to the common clock bindings.
37 - KSZ8021, KSZ8031, KSZ8081, KSZ8091: "rmii-ref": The RMII reference
40 - micrel,fiber-mode: If present the PHY is configured to operate in fiber mode
47 In fiber mode, auto-negotiation is disabled and the PHY can only work in
48 100base-fx (full and half duplex) modes.
[all …]
/linux/Documentation/networking/device_drivers/ethernet/3com/
H A Dvortex.rst1 .. SPDX-License-Identifier: GPL-2.0
20 - Andrew Morton
21 - Netdev mailing list <netdev@vger.kernel.org>
22 - Linux kernel mailing list <linux-kernel@vger.kernel.org>
28 Since kernel 2.3.99-pre6, this driver incorporates the support for the
29 3c575-series Cardbus cards which used to be handled by 3c575_cb.c.
33 - 3c590 Vortex 10Mbps
34 - 3c592 EISA 10Mbps Demon/Vortex
35 - 3c597 EISA Fast Demon/Vortex
36 - 3c595 Vortex 100baseTx
[all …]
/linux/net/ethtool/
H A Dcommon.c1 // SPDX-License-Identifier: GPL-2.0-only
17 [NETIF_F_SG_BIT] = "tx-scatter-gather",
18 [NETIF_F_IP_CSUM_BIT] = "tx-checksum-ipv4",
19 [NETIF_F_HW_CSUM_BIT] = "tx-checksum-ip-generic",
20 [NETIF_F_IPV6_CSUM_BIT] = "tx-checksum-ipv6",
22 [NETIF_F_FRAGLIST_BIT] = "tx-scatter-gather-fraglist",
23 [NETIF_F_HW_VLAN_CTAG_TX_BIT] = "tx-vlan-hw-insert",
25 [NETIF_F_HW_VLAN_CTAG_RX_BIT] = "rx-vlan-hw-parse",
26 [NETIF_F_HW_VLAN_CTAG_FILTER_BIT] = "rx-vlan-filter",
27 [NETIF_F_HW_VLAN_STAG_TX_BIT] = "tx-vlan-stag-hw-insert",
[all …]
/linux/include/sound/
H A Demu10k1.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
16 #include <sound/pcm-indirect.h>
25 /* ------------------- DEFINES -------------------- */
33 /* FIXME? - according to the OSS driver the EMU10K1 needs a 29 bit DMA mask */
41 // This is used to define hardware bit-fields (sub-registers) by combining
44 // The non-concatenating (_NC) variant should be used directly only for
45 // sub-registers that do not follow the <register>_<field> naming pattern.
55 // Macros for manipulating values of bit-fields declared using the above macros.
59 // single sub-register at a time.
62 #define REG_MASK0(r) ((1U << REG_SIZE(r)) - 1U)
[all …]
/linux/drivers/net/phy/
H A Dbroadcom.c1 // SPDX-License-Identifier: GPL-2.0+
8 * Broadcom BCM54810, BCM54811 BroadR-Reach transceivers.
15 #include "bcm-phy-lib.h"
27 ((phydev)->drv->phy_id & (phydev)->drv->phy_id_mask)
30 ((phydev)->drv->phy_id & ~((phydev)->drv->phy_id_mask))
57 /* Long-Distance Signaling (BroadR-Reach mode aneg) relevant linkmode bits */
68 struct bcm54xx_phy_priv *priv = phydev->priv; in bcm54xx_phy_can_wakeup()
70 return phy_interrupt_is_valid(phydev) || priv->wake_irq >= 0; in bcm54xx_phy_can_wakeup()
80 if (phydev->interface == PHY_INTERFACE_MODE_RGMII || in bcm54xx_config_clock_delay()
81 phydev->interface == PHY_INTERFACE_MODE_RGMII_TXID) { in bcm54xx_config_clock_delay()
[all …]
H A Dsfp-bus.c1 // SPDX-License-Identifier: GPL-2.0-only
14 * struct sfp_bus - internal representation of a sfp bus
36 * sfp_parse_port() - Parse the EEPROM base ID, setting the port type
43 * %PORT_TP, %PORT_FIBRE or %PORT_OTHER. If @support is non-%NULL,
55 switch (id->base.connector) { in sfp_parse_port()
76 if (id->base.e1000_base_t) { in sfp_parse_port()
88 dev_warn(bus->sfp_dev, "SFP: unknown connector id 0x%02x\n", in sfp_parse_port()
89 id->base.connector); in sfp_parse_port()
111 * sfp_may_have_phy() - indicate whether the module may have a PHY
120 if (id->base.e1000_base_t) in sfp_may_have_phy()
[all …]
H A Ddp83869.c1 // SPDX-License-Identifier: GPL-2.0
16 #include <dt-bindings/net/ti-dp83869.h>
70 /* This is the same bit mask as the BMCR so re-use the BMCR default */
158 struct dp83869_private *dp83869 = phydev->priv; in dp83869_config_aneg()
160 if (dp83869->mode != DP83869_RGMII_1000_BASE) in dp83869_config_aneg()
168 struct dp83869_private *dp83869 = phydev->priv; in dp83869_read_status()
172 if (dp83869->mode == DP83869_RGMII_1000_BASE) in dp83869_read_status()
179 if (dp83869->mode == DP83869_RGMII_100_BASE) { in dp83869_read_status()
180 if (phydev->link) { in dp83869_read_status()
181 phydev->speed = SPEED_100; in dp83869_read_status()
[all …]
H A Dmarvell.c1 // SPDX-License-Identifier: GPL-2.0+
189 /* RGMII to 1000BASE-X */
191 /* RGMII to 100BASE-FX */
391 if (phydev->interrupts == PHY_INTERRUPT_ENABLED) { in marvell_config_intr()
455 err = marvell_set_polarity(phydev, phydev->mdix_ctrl); in marvell_config_aneg()
470 if (phydev->autoneg != AUTONEG_ENABLE || changed) { in marvell_config_aneg()
520 * marvell,reg-init property stored in the of_node for the phydev.
522 * marvell,reg-init = <reg-page reg mask value>,...;
524 * There may be one or more sets of <reg-page reg mask value>:
526 * reg-page: which register bank to use.
[all …]
/linux/include/linux/
H A Dbrcmphy.h1 /* SPDX-License-Identifier: GPL-2.0 */
7 /* All Broadcom Ethernet switches have a pseudo-PHY at address 30 which is used
94 #define MII_BCM54XX_EXP_SEL_WOL 0x0e00 /* Wake-on-LAN expansion select register */
111 #define MII_BCM54XX_INT_ANPR 0x0400 /* Auto-negotiation page received */
211 /* 01010: Auto Power-Down */
230 /* 10011: SerDes 100-FX Control Register */
232 #define BCM54616S_100FX_MODE BIT(0) /* 100-FX SerDes Enable */
240 #define BCM54XX_SHD_MODE_1000BX BIT(0) /* Enable 1000-X registers */
262 /* Top-MISC expansion registers */
274 #define BCM5482_SSD_1000BX_CTL 0x00 /* 1000BASE-X Control */
[all …]
/linux/sound/isa/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
40 will be called snd-adlib.
55 will be called snd-ad1816a.
62 CS4248 (Cirrus Logic - Crystal Semiconductors) chips.
68 will be called snd-ad1848.
71 tristate "Diamond Tech. DT-019x and Avance Logic ALSxxx"
79 Diamond Technologies DT-019X or Avance Logic chips: ALS007,
83 will be called snd-als100.
96 will be called snd-azt1605.
109 will be called snd-azt2316.
[all …]
/linux/drivers/net/ethernet/3com/
H A Dtyphoon.c3 Written 2002-2004 by David Dillow <dave@thedillows.org>
4 Based on code written 1998-2000 by Donald Becker <becker@scyld.com> and
21 number Y1-LM-2015-01.
29 *) Waiting for a command response takes 8ms due to non-preemptable
41 http://oss.sgi.com/cgi-bin/mesg.cgi?a=netdev&i=20031215152211.7003fe8e.rddunlap%40osdl.org
44 /* Set the copy breakpoint for the copy-only-tiny-frames scheme.
56 /* end user-configurable values */
58 /* Maximum number of multicast addresses to filter (vs. rx-all-multicast).
68 * There are no ill effects from too-large receive rings.
89 #define RXENT_ENTRIES (RXFREE_ENTRIES - 1)
[all …]
H A D3c59x.c3 Written 1996-1999 by Donald Becker.
43 /* Set the copy breakpoint for the copy-only-tiny-frames scheme.
48 /* ARM systems perform better by disregarding the bus-master
49 transfer capability of these cards. -- rmk */
98 This is only in the support-all-kernels source code. */
117 The Boomerang size is twice as large as the Vortex -- it has additional
124 code size of a per-interface flag is not worthwhile. */
137 XL, 3Com's PCI to 10/100baseT adapters. It also works with the 10Mbs
145 II. Board-specific settings
151 The EEPROM settings for media type and forced-full-duplex are observed.
[all …]
H A D3c515.c2 Written 1997-1998 by Donald Becker.
15 2000/2/2- Added support for kernel-level ISAPnP
19 2001/11/17 - Added ethtool support (jgarzik)
21 2002/10/28 - Locking updates for 2.5 (alan@lxorguk.ukuu.org.uk)
30 /* Set the copy breakpoint for the copy-only-tiny-frames scheme.
37 /* Enable the automatic media selection code -- usually set. */
41 programmed-I/O for Vortex cards. Full-bus-master transfers are always
83 /* Put out somewhat more debugging messages. (0 - no msg, 1 minimal msgs). */
85 /* Some values here only for performance evaluation and path-coverage
97 aliased registers at <base>+0x400.
[all …]
/linux/drivers/net/phy/qcom/
H A Dqca807x.c1 // SPDX-License-Identifier: GPL-2.0-or-later
41 * - With both FULL amplitude and FULL bias current: bias current
43 * - With only DSP amplitude: bias current is set to half and
45 * - With DSP bias current (included both DSP amplitude and
107 #define SERDES_RESET_SLEEP 100
140 switch (phydev->port) { in qca807x_led_parse_netdev()
172 return -EOPNOTSUPP; in qca807x_led_parse_netdev()
176 return -EOPNOTSUPP; in qca807x_led_parse_netdev()
186 return -EINVAL; in qca807x_led_hw_control_enable()
198 return -EINVAL; in qca807x_led_hw_is_supported()
[all …]
/linux/arch/powerpc/kernel/
H A Dhead_64.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
9 * Low-level exception handlers and MMU support
16 * This file contains the entry point for the 64-bit kernel along
17 * with some early initialization code common to all 64-bit powerpc
28 #include <asm/head-64.h>
29 #include <asm/asm-offsets.h>
42 #include <asm/ppc-opcode.h>
43 #include <asm/feature-fixups.h>
45 #include <asm/exception-64s.h>
[all …]
/linux/sound/soc/codecs/
H A Dwm5100.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * wm5100.c -- WM5100 ALSA SoC Audio driver
5 * Copyright 2011-2 Wolfson Microelectronics plc
130 dev_err(component->dev, "Unsupported sample rate: %dHz\n", rate); in wm5100_alloc_sr()
131 return -EINVAL; in wm5100_alloc_sr()
135 if ((wm5100->sysclk % rate) == 0) { in wm5100_alloc_sr()
137 sr_free = -1; in wm5100_alloc_sr()
139 if (!wm5100->sr_ref[i] && sr_free == -1) { in wm5100_alloc_sr()
149 wm5100->sr_ref[i]++; in wm5100_alloc_sr()
150 dev_dbg(component->dev, "SR %dHz, slot %d, ref %d\n", in wm5100_alloc_sr()
[all …]
H A Dcs48l32.c1 // SPDX-License-Identifier: GPL-2.0-only
5 // Copyright (C) 2016-2018, 2020, 2022, 2025 Cirrus Logic, Inc. and
8 #include <dt-bindings/sound/cs48l32.h>
32 #include <sound/soc-component.h>
33 #include <sound/soc-dai.h>
34 #include <sound/soc-dapm.h>
39 static const char * const cs48l32_core_supplies[] = { "vdd-a", "vdd-io" };
42 { .type = WMFW_HALO_PM_PACKED, .base = 0x3800000 },
43 { .type = WMFW_HALO_XM_PACKED, .base = 0x2000000 },
44 { .type = WMFW_ADSP2_XM, .base = 0x2800000 },
[all …]
/linux/drivers/net/ethernet/amd/
H A Dpcnet32.c3 * Copyright 1996-1999 Thomas Bogendoerfer
85 static int tx_start = 1; /* Mapping -- 0:20, 1:64, 2:128, 3:~220 (depends on chip vers) */
113 PCNET32_PORT_ASEL, /* 0 Auto-select */
117 PCNET32_PORT_10BT | PCNET32_PORT_FD, /* 4 10baseT-FD */
123 PCNET32_PORT_MII | PCNET32_PORT_FD, /* 10 MII 10baseT-FD */
126 PCNET32_PORT_MII | PCNET32_PORT_100, /* 13 MII 100BaseTx */
127 /* 14 MII 100BaseTx-FD */
175 #define PKT_BUF_SIZE (PKT_BUF_SKB - NET_IP_ALIGN)
177 #define NEG_BUF_SIZE (NET_IP_ALIGN - PKT_BUF_SKB)
179 /* Offsets from base I/O address. */
[all …]
/linux/drivers/net/phy/mscc/
H A Dmscc_main.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
19 #include <dt-bindings/net/mscc-phy-vsc8531.h>
127 struct vsc8531_private *priv = phydev->priv; in vsc85xx_get_sset_count()
132 return priv->nstats; in vsc85xx_get_sset_count()
137 struct vsc8531_private *priv = phydev->priv; in vsc85xx_get_strings()
143 for (i = 0; i < priv->nstats; i++) in vsc85xx_get_strings()
144 ethtool_puts(&data, priv->hw_stats[i].string); in vsc85xx_get_strings()
149 struct vsc8531_private *priv = phydev->priv; in vsc85xx_get_stat()
152 val = phy_read_paged(phydev, priv->hw_stats[i].page, in vsc85xx_get_stat()
153 priv->hw_stats[i].reg); in vsc85xx_get_stat()
[all …]
/linux/drivers/net/ethernet/natsemi/
H A Dnatsemi.c3 Written/copyright 1999-2001 by Donald Becker.
23 [link no longer provides useful info -jgarzik]
62 /* Updated to recommendations in pci-skeleton v2.03. */
64 /* The user-configurable values.
72 static int debug = -1;
76 /* Maximum number of multicast addresses to filter (vs. rx-all-multicast).
78 static const int multicast_filter_limit = 100;
80 /* Set the copy breakpoint for the copy-only-tiny-frames scheme.
101 There are no ill effects from too-large receive rings. */
121 * The nic writes 32-bit values, even if the upper bytes of
[all …]
/linux/drivers/usb/serial/
H A Dftdi_sio_ids.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 * Philipp Gühring - pg@futureware.at - added the Device ID of the USB relais
25 #define FTDI_4232H_PID 0x6011 /* Quad channel hi-speed device */
26 #define FTDI_232H_PID 0x6014 /* Single channel hi-speed device */
27 #define FTDI_FTX_PID 0x6015 /* FT-X series (FT201X, FT230X, FT231X, etc) */
28 #define FTDI_FT2233HP_PID 0x6040 /* Dual channel hi-speed device with PD */
29 #define FTDI_FT4233HP_PID 0x6041 /* Quad channel hi-speed device with PD */
30 #define FTDI_FT2232HP_PID 0x6042 /* Dual channel hi-speed device with PD */
31 #define FTDI_FT4232HP_PID 0x6043 /* Quad channel hi-speed device with PD */
32 #define FTDI_FT233HP_PID 0x6044 /* Dual channel hi-speed device with PD */
[all …]
/linux/arch/powerpc/platforms/powermac/
H A Dfeature.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright (C) 1996-2001 Paul Mackerras (paulus@cs.anu.edu.au)
8 * - Replace mdelay with some schedule loop if possible
9 * - Shorten some obfuscated delays on some routines (like modem
11 * - Refcount some clocks (see darwin)
12 * - Split split split...
37 #include <asm/pci-bridge.h>
81 child = child->parent; in macio_find()
147 return -ENODEV; in simple_feature_tweak()
171 return -ENODEV; in ohare_htw_scc_enable()
[all …]
/linux/drivers/pci/
H A Dquirks.c1 // SPDX-License-Identifier: GPL-2.0
3 * This file contains work-arounds for many known PCI hardware bugs.
5 * should be handled in arch-specific code.
22 #include <linux/isa-dma.h> /* isa_dma_bridge_buggy */
41 if (test_bit(PCI_LINK_LBMS_SEEN, &dev->priv_flags)) in pcie_lbms_seen()
102 int ret = -ENOTTY; in pcie_failed_link_retrain()
105 !pcie_cap_has_lnkctl2(dev) || !dev->link_active_reporting) in pcie_failed_link_retrain()
112 pci_info(dev, "broken device, retraining non-functional downstream link at 2.5GT/s\n"); in pcie_failed_link_retrain()
173 if ((f->class == (u32) (dev->class >> f->class_shift) || in pci_do_fixups()
174 f->class == (u32) PCI_ANY_ID) && in pci_do_fixups()
[all …]

12