Home
last modified time | relevance | path

Searched +full:0 +full:b101 (Results 1 – 12 of 12) sorted by relevance

/linux/Documentation/admin-guide/perf/
H A Dhisi-pmu.rst13 two HHAs (0 - 1) and four DDRCs (0 - 3), respectively.
32 e.g. hisi_sccl3_l3c0/rd_hit_cpipe is READ_HIT_CPIPE event of L3C index #0 in
35 e.g. hisi_sccl1_hha0/rx_operations is RX_OPERATIONS event of HHA index #0 in
57 $# perf stat -a -e hisi_sccl3_l3c0/config=0x02/ sleep 5
59 For HiSilicon uncore PMU v2 whose identifier is 0x30, the topology is the same
65 $# perf stat -a -e hisi_sccl3_l3c0/config=0x02,tt_core=0x3/ sleep 5
67 This will only count the operations from core/thread 0 and 1 in this cluster.
75 operations. tt_req is 3bits, 3'b100 represents read operations, 3'b101
79 $# perf stat -a -e hisi_sccl3_l3c0/config=0x02,tt_req=0x4/ sleep 5
97 $# perf stat -a -e hisi_sccl3_l3c0/config=0xb9,datasrc_cfg=0xE/,
[all …]
/linux/Documentation/arch/arm/pxa/
H A Dmfp.rst52 which can be routed to external through one or more MFPs (e.g. GPIO<0>
160 31 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
175 (0) or by PULL{UP,DOWN}_EN bits (1)
177 Bit 0 - 2: AF_SEL - alternate function selection, 8 possibilities, from 0-7
179 0b000 - fast 1mA
180 0b001 - fast 2mA
181 0b002 - fast 3mA
182 0b003 - fast 4mA
183 0b004 - slow 6mA
184 0b005 - fast 6mA
[all …]
/linux/arch/m68k/ifpsp060/
H A Dpfpsp.sa81 dc.l $00002900,$0c000006,$660661ff,$00002864
114 dc.l $082e0005,$ff436728,$0c2e003a,$ff436720
116 dc.l $0c000006,$660661ff,$00002638,$1d40ff4f
131 dc.l $303c0003,$60b6e9ee,$0006ff42,$0c000011
133 dc.l $7fff0c40,$3f806708,$0c40407f,$672c4e75
138 dc.l $0c403c00,$67080c40,$43ff67de,$4e7502a8
141 dc.l $81680000,$4e75e9ee,$00c3ff42,$0c000003
142 dc.l $670004a2,$0c000007,$6700049a,$02aeffff
187 dc.l $ff436728,$0c2e003a,$ff436720,$61ff0000
188 dc.l $542a41ee,$ff7861ff,$00002248,$0c000006
[all …]
H A Dfplsp.sa4 dc.l $60ff0000,$0f160000,$60ff0000,$0fa80000
11 dc.l $60ff0000,$173e0000,$60ff0000,$0aee0000
12 dc.l $60ff0000,$0b800000,$60ff0000,$0c160000
32 dc.l $60ff0000,$14160000,$60ff0000,$0b760000
33 dc.l $60ff0000,$0c080000,$60ff0000,$0c9e0000
73 dc.l $4a016608,$61ff0000,$2ddc6030,$0c010001
75 dc.l $61ff0000,$6d226014,$0c010003,$660861ff
84 dc.l $61ff0000,$70866022,$0c010002,$660861ff
94 dc.l $61ff0000,$6fe66022,$0c010002,$660861ff
103 dc.l $2c0e6030,$0c010001,$660861ff,$00006fc8
[all …]
/linux/arch/powerpc/platforms/powernv/
H A Docxl.c8 #define PNV_OCXL_TL_P9_RECV_CAP 0x000000000000000Full
15 #define AFU_INDEX_MASK 0x3F000000
17 #define ACTAG_MASK 0xFFF
87 return 0; in find_dvsec_from_pos()
92 int vsec = 0; in find_dvsec_afu_ctrl()
102 return 0; in find_dvsec_afu_ctrl()
120 return 0; in get_max_afu_index()
135 return 0; in get_actag_count()
194 link->fn_desired_actags[PCI_FUNC(dev->devfn)] = 0; in pnv_ocxl_fixup_actag()
195 for (i = 0; i <= afu_idx; i++) { in pnv_ocxl_fixup_actag()
[all …]
/linux/drivers/net/ethernet/synopsys/
H A Ddwc-xlgmac.h30 #define XLGMAC_DRV_VERSION "1.0.0"
47 #define XLGMAC_TX_MAX_BUF_SIZE (0x3fff & ~(64 - 1))
55 * 3'b100: 1023 bytes , 3'b101'3'b111: Reserved
64 #define XLGMAC_DMA_INTERRUPT_MASK 0x31c7
71 #define XLGMAC_MAX_DMA_RIWT 0xff
72 #define XLGMAC_MIN_DMA_RIWT 0x01
86 #define XLGMAC_RSS_LOOKUP_TABLE_TYPE 0
658 #define XLGMAC_PR(x...) do { } while (0)
/linux/drivers/siox/
H A Dsiox-core.c19 #define SIOX_STATUS_WDG 0x01
26 #define SIOX_STATUS_COUNTER 0x0e
29 * Each Siox-Device has a 4 bit type number that is neither 0 nor 15. This is
34 #define SIOX_STATUS_TYPE 0xf0
56 * status word as 0xa before (counter = 0b101), it is expected to get in siox_status_clean()
57 * back the counter bits as 0b010. in siox_status_clean()
65 return status_read ^ (~status_written & 0xe); in siox_status_clean()
71 return (status_clean & SIOX_STATUS_COUNTER) != 0; in siox_device_counter_error()
80 * against this value otherwise just rule out the invalid values 0b0000 in siox_device_type_error()
81 * and 0b1111. in siox_device_type_error()
[all …]
/linux/drivers/clk/aspeed/
H A Dclk-ast2600.c24 #define ASPEED_G6_SILICON_REV 0x014
27 #define ASPEED_G6_RESET_CTRL 0x040
28 #define ASPEED_G6_RESET_CTRL2 0x050
30 #define ASPEED_G6_CLK_STOP_CTRL 0x080
31 #define ASPEED_G6_CLK_STOP_CTRL2 0x090
33 #define ASPEED_G6_MISC_CTRL 0x0C0
36 #define ASPEED_G6_CLK_SELECTION1 0x300
37 #define ASPEED_G6_CLK_SELECTION2 0x304
38 #define ASPEED_G6_CLK_SELECTION4 0x310
39 #define ASPEED_G6_CLK_SELECTION5 0x314
[all …]
/linux/drivers/media/pci/cx88/
H A Dcx88-video.c41 static unsigned int video_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
42 static unsigned int vbi_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
43 static unsigned int radio_nr[] = {[0 ... (CX88_MAXBOARDS - 1)] = UNSET };
65 } while (0)
129 for (i = 0; i < ARRAY_SIZE(formats); i++) in format_by_fourcc()
157 .minimum = 0x00,
158 .maximum = 0xff,
160 .default_value = 0x7f,
163 .mask = 0x00ff,
164 .shift = 0,
[all …]
/linux/drivers/pinctrl/bcm/
H A Dpinctrl-bcm281xx.c24 #define BCM281XX_PIN_REG_F_SEL_MASK 0x0700
28 #define BCM281XX_STD_PIN_REG_DRV_STR_MASK 0x0007
29 #define BCM281XX_STD_PIN_REG_DRV_STR_SHIFT 0
30 #define BCM281XX_STD_PIN_REG_INPUT_DIS_MASK 0x0008
32 #define BCM281XX_STD_PIN_REG_SLEW_MASK 0x0010
34 #define BCM281XX_STD_PIN_REG_PULL_UP_MASK 0x0020
36 #define BCM281XX_STD_PIN_REG_PULL_DN_MASK 0x0040
38 #define BCM281XX_STD_PIN_REG_HYST_MASK 0x0080
42 #define BCM281XX_I2C_PIN_REG_INPUT_DIS_MASK 0x0004
44 #define BCM281XX_I2C_PIN_REG_SLEW_MASK 0x0008
[all …]
/linux/drivers/usb/host/
H A Docteon-hcd.h53 #define CVMX_USBCXBASE 0x00016F0010000000ull
56 ((bid) & 1) * 0x100000000000ull)
59 (((off) & 7) + ((bid) & 1) * 0x8000000000ull) * 32)
61 #define CVMX_USBCX_GAHBCFG(bid) CVMX_USBCXREG1(0x008, bid)
62 #define CVMX_USBCX_GHWCFG3(bid) CVMX_USBCXREG1(0x04c, bid)
63 #define CVMX_USBCX_GINTMSK(bid) CVMX_USBCXREG1(0x018, bid)
64 #define CVMX_USBCX_GINTSTS(bid) CVMX_USBCXREG1(0x014, bid)
65 #define CVMX_USBCX_GNPTXFSIZ(bid) CVMX_USBCXREG1(0x028, bid)
66 #define CVMX_USBCX_GNPTXSTS(bid) CVMX_USBCXREG1(0x02c, bid)
67 #define CVMX_USBCX_GOTGCTL(bid) CVMX_USBCXREG1(0x000, bid)
[all …]
/linux/drivers/tty/serial/
H A Dfsl_lpuart.c31 #define UARTBDH 0x00
32 #define UARTBDL 0x01
33 #define UARTCR1 0x02
34 #define UARTCR2 0x03
35 #define UARTSR1 0x04
36 #define UARTCR3 0x06
37 #define UARTDR 0x07
38 #define UARTCR4 0x0a
39 #define UARTCR5 0x0b
40 #define UARTMODEM 0x0d
[all …]