Home
last modified time | relevance | path

Searched +full:011 +full:b (Results 1 – 25 of 59) sorted by relevance

123

/linux/Documentation/devicetree/bindings/net/
H A Ddptel,dap8211r.yaml29 const: ethernet-phy-id0008.011b
57 compatible = "ethernet-phy-id0008.011b";
/linux/drivers/clk/imx/
H A Dclk.c138 * 3b'000 3b'110 7
139 * 3b'001 3b'111 8
140 * 3b'010 3b'100 5
141 * 3b'011 3b'101 6
142 * 3b'100 3b'010 3
143 * 3b'101 3b'011 4
144 * 3b'110 3b'000 1
145 * 3b'111 3b'001 2(default)
/linux/arch/arm/probes/kprobes/
H A Dcheckers-arm.c24 * 'STR{,D,B,H}, Rt, [Rn, Rm]' should be marked as UNKNOWN in arm_check_stack()
27 * STR (register) cccc 011x x0x0 xxxx xxxx xxxx xxxx xxxx in arm_check_stack()
28 * STRB (register) cccc 011x x1x0 xxxx xxxx xxxx xxxx xxxx in arm_check_stack()
44 * Bit B/A (bit 24) encodes arithmetic operation order. 1 means in arm_check_stack()
50 * B I in arm_check_stack()
69 * Only str{,b,d,h} rx,[sp,#-n] (P == 1 and U == 0) are in arm_check_stack()
72 /* STR{,B} Rt,[SP,#-n] cccc 0101 0xx0 1101 xxxx xxxx xxxx xxxx */ in arm_check_stack()
/linux/arch/arm/probes/
H A Ddecode-thumb.c88 /* MVN 1110 1010 011x 1111 xxxx xxxx xxxx xxxx */
119 /* ORN 1110 1010 011x xxxx xxxx xxxx xxxx xxxx */
124 /* SBC 1110 1011 011x xxxx xxxx xxxx xxxx xxxx */
148 /* MVN 1111 0x00 011x 1111 0xxx xxxx xxxx xxxx */
172 /* ORN 1111 0x00 011x xxxx 0xxx xxxx xxxx xxxx */
176 /* SBC 1111 0x01 011x xxxx 0xxx xxxx xxxx xxxx */
273 /* B 1111 0xxx xxxx xxxx 10x1 xxxx xxxx xxxx */
329 /* STR{,B,H} Rn,[PC...] 1111 1000 xxx0 1111 xxxx xxxx xxxx xxxx */
332 /* STR{,B,H} PC,[Rn...] 1111 1000 xxx0 xxxx 1111 xxxx xxxx xxxx */
391 /* ??? 1111 1010 011x xxxx 1111 xxxx 1xxx xxxx */
[all …]
H A Ddecode-arm.c247 /* LDREX/STREX{,D,B,H} cccc 0001 1xxx xxxx xxxx xxxx 1001 xxxx */
322 /* RSB (register) cccc 0000 011x xxxx xxxx xxxx xxx0 xxxx */
347 /* RSB (reg-shift reg) cccc 0000 011x xxxx xxxx xxxx 0xx1 xxxx */
399 /* RSB (immediate) cccc 0010 011x xxxx xxxx xxxx xxxx xxxx */
580 /* STR (register) cccc 011x x0x0 xxxx xxxx xxxx xxxx xxxx */
581 /* STRB (register) cccc 011x x1x0 xxxx xxxx xxxx xxxx xxxx */
585 /* LDR (register) cccc 011x x0x1 xxxx xxxx xxxx xxxx xxxx */
586 /* LDRB (register) cccc 011x x1x1 xxxx xxxx xxxx xxxx xxxx */
659 * cccc 011x xxxx xxxx xxxx xxxx xxx1 xxxx
676 /* B cccc 1010 xxxx xxxx xxxx xxxx xxxx xxxx */
/linux/Documentation/admin-guide/media/
H A Dbttv-cardlist.rst131 - 153b:1127, 1852:1852
151 - 153b:1117, 153b:1118, 153b:1119, 153b:111a, 153b:1134, 153b:5018
207 - 153b:1123
283 - 153b:1135, 153b:ff3b
306 - Prolink Pixelview PV-BT878P+9B (PlayTV Pro rev.9B FM+NICAM)
442 - PHYTEC VD-009-X1 VD-011 MiniDIN (bt878)
446 - PHYTEC VD-009-X1 VD-011 Combi (bt878)
651 - 800b:763d, 800c:763d, 800d:763d
H A Dgspca-cardlist.rst25 sunplus 041e:400b Creative PC-CAM 600
43 spca561 041e:403b Creative Webcam Vista (VF0010)
50 vc032x 041e:405b Creative Live! Cam Notebook Ultra (VC0130)
116 spca561 046d:092b Labtec Webcam Plus
123 se401 0471:030b PhilipsPCVC665K
145 finepix 04cb:010b Fujifilm FinePix A203
152 finepix 04cb:011b Fujifilm FinePix F402
153 finepix 04cb:011d Fujifilm FinePix F410
159 finepix 04cb:012b Fujifilm FinePix S500
163 finepix 04cb:013b Fujifilm FinePix unknown model
[all …]
/linux/arch/arm/mm/
H A Dproc-v7-2level.S114 * n = TEX[0],C,B
123 * WRITEBACK 011 10 11 11
129 * DEV_CACHED 011 10
H A Dproc-arm1022.S149 bcs 2b @ entries 63 to 0
151 bcs 1b @ segments 15 to 0
181 blo 1b
203 b arm1022_coherent_user_range
229 blo 1b
251 blo 1b
281 blo 1b
303 blo 1b
323 blo 1b
340 b arm1022_dma_flush_range
[all …]
H A Dproc-arm1026.S146 bne 1b
176 blo 1b
198 b arm1026_coherent_user_range
224 blo 1b
246 blo 1b
276 blo 1b
298 blo 1b
318 blo 1b
335 b arm1026_dma_flush_range
355 bhi 1b
[all …]
H A Dproc-arm1020e.S150 bcs 2b @ entries 63 to 0
152 bcs 1b @ segments 15 to 0
182 blo 1b
204 b arm1020e_coherent_user_range
230 blo 1b
252 blo 1b
282 blo 1b
304 blo 1b
324 blo 1b
341 b arm1020e_dma_flush_range
[all …]
H A Dproc-mohawk.S149 blo 1b
167 b mohawk_coherent_user_range
189 blo 1b
209 blo 1b
238 blo 1b
257 blo 1b
275 blo 1b
291 b mohawk_dma_flush_range
308 bhi 1b
379 b cpu_resume_mmu
[all …]
H A Dproc-arm1020.S151 bcs 2b @ entries 63 to 0
153 bcs 1b @ segments 15 to 0
185 blo 1b
207 b arm1020_coherent_user_range
235 blo 1b
258 blo 1b
292 blo 1b
315 blo 1b
337 blo 1b
354 b arm1020_dma_flush_range
[all …]
H A Dproc-arm926.S138 bne 1b
178 blo 1b
196 b arm926_coherent_user_range
216 blo 1b
236 blo 1b
267 blo 1b
287 blo 1b
310 blo 1b
326 b arm926_dma_flush_range
344 bhi 1b
[all …]
H A Dproc-arm925.S175 bcs 2b @ entries 255 to 0
215 blo 1b
233 b arm925_coherent_user_range
253 blo 1b
273 blo 1b
304 blo 1b
324 blo 1b
347 blo 1b
363 b arm925_dma_flush_range
381 bhi 1b
[all …]
/linux/drivers/mtd/spi-nor/
H A Dsfdp.h55 * (from JESD216 rev B)
57 * - 000b: Device does not have a QE bit. Device detects 1-1-4 and 1-4-4
60 * - 001b: QE is bit 1 of status register 2. It is set via Write Status with
64 * clearing status register 2, including the QE bit. The 100b code is
67 * - 010b: QE is bit 6 of status register 1. It is set via Write Status with
70 * - 011b: QE is bit 7 of status register 2. It is set via Write status
74 * - 100b: QE is bit 1 of status register 2. It is set via Write Status with
77 * In contrast to the 001b code, writing one byte to the status
79 * - 101b: QE is bit 1 of status register 2. Status register 1 is read using
/linux/drivers/video/fbdev/sis/
H A Dinitdef.h173 #define SupportRAMDAC2_162 0x0200 /* B, C (<= 162Mhz) */
257 011 1080i (or HiVision on 301, 301B)
266 011 LVDS + Tumpion Zurac
272 011 LVDS + Chrontel 7019
305 #define SetToLCDA 0x02 /* LCD channel A (301C/302B/30x(E)LV and 650+LVDS only) */
321 011 Chrontel 7019
382 [0] 301B
/linux/arch/nios2/kernel/
H A Dinsnemu.S151 * Split the instruction into its fields. We need 4*A, 4*B, and 4*C as
169 * r5 = 4*B
188 beq r2, r7, mul_immed /* muli doesn't use the B register as a source */
190 add r5, r5, sp /* r5 = address of B-operand. */
191 ldw r5, 0(r5) /* r5 = B-operand. */
234 * shift 00000101 011:0000_
235 * remainder >= divisor? no 00000101 011:00000
376 * #### = b * mmmm
402 mov r6, r5 /* Field B is dest register, not field C. */
403 mov r5, r4 /* Field IMM16 is src2, not field B. */
[all …]
/linux/Documentation/input/devices/
H A Dwalkera0701.rst34 | [___] | |/| B |\
90 558 uS 011
/linux/drivers/regulator/
H A Dstm32-vrefbuf.c37 /* Matches resp. VRS = 000b, 001b, 010b, 011b */
/linux/drivers/media/platform/via/
H A Dvia-camera.h36 #define VCR_CI_HDMODE 0x00000040 /* CCIR656-16 hdr decode mode; 1=16b */
54 011 = 4 tap
/linux/drivers/block/drbd/
H A Ddrbd_req.h98 BARRIER_ACKED, /* in protocol A and B */
124 * UNUSED, we could map: 011: submitted, completion still pending
139 * 00101: sent, expecting recv_ack (B) or write_ack (C)
141 * recv_ack (B) or implicit "ack" (A),
146 * or finally the barrier ack has arrived (B,A)...
160 * in (B,A) the request object may still linger on the transaction log
184 /* whether or not we know (C) or pretend (B,A) that the write
216 /* We expect a receive ACK (wire proto B) */
/linux/arch/m68k/fpsp040/
H A Dx_operr.S10 | NAN is stored in the dest reg. If the dest format is b, w, or l and
13 | the dest format is integer (b, w, l) and the operr is caused by
17 | 040. This occurs for move_out of format b, w, or l for the largest
18 | negative integer (-2^7 for b, -2^15 for w, -2^31 for l).
20 | On opclass = 011 fmove.(b,w,l) that causes a conversion
79 | If the destination size is B,W,or L, the operr must be
92 | The size is not B,W,or L, so the operr is handled by the
/linux/Documentation/scsi/
H A Daacraid.rst27 9005:0285:9005:028b Adaptec 2025ZCR (Terminator)
42 9005:0286:9005:029b Adaptec 2820SA (Intruder)
88 1028:000a:1028:011b Dell PERC 3/DiD (Dagger)
/linux/arch/m68k/include/asm/
H A Dmac_via.h48 * signal from port B of the SCC appear on
115 /* MkLinux defines the following "VIA1 Register B contents where they
141 #define VIA2A_vIRQB 0x04 /* IRQ from slot $B */
154 * Register B has the fun stuff in it
197 #define vBufB 0x0000 /* [VIA/RBV] Register B */
199 #define vDirB 0x0400 /* [VIA only] Data Direction Register B. */
226 #define rBufB 0x0000 /* [VIA/RBV] Register B */
239 #define RBV_DEPTH 0x07 /* bits per pixel: 000=1,001=2,010=4,011=8 */
250 #define IER_SET_BIT(b) (0x80 | (1<<(b)) ) argument
251 #define IER_CLR_BIT(b) (0x7F & (1<<(b)) ) argument

123