1 /*
2 * Copyright (C) 2007-2009, OpenWrt.org, Florian Fainelli <florian@openwrt.org>
3 * GPIOLIB support for Alchemy chips.
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License as published by the
7 * Free Software Foundation; either version 2 of the License, or (at your
8 * option) any later version.
9 *
10 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
11 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
12 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
13 * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
14 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
15 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
16 * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
17 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
18 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
19 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
20 *
21 * You should have received a copy of the GNU General Public License along
22 * with this program; if not, write to the Free Software Foundation, Inc.,
23 * 675 Mass Ave, Cambridge, MA 02139, USA.
24 *
25 * Notes :
26 * au1000 SoC have only one GPIO block : GPIO1
27 * Au1100, Au15x0, Au12x0 have a second one : GPIO2
28 * Au1300 is totally different: 1 block with up to 128 GPIOs
29 */
30
31 #include <linux/init.h>
32 #include <linux/kernel.h>
33 #include <linux/types.h>
34 #include <linux/gpio/driver.h>
35 #include <asm/mach-au1x00/gpio-au1000.h>
36 #include <asm/mach-au1x00/gpio-au1300.h>
37
gpio2_get(struct gpio_chip * chip,unsigned offset)38 static int gpio2_get(struct gpio_chip *chip, unsigned offset)
39 {
40 return !!alchemy_gpio2_get_value(offset + ALCHEMY_GPIO2_BASE);
41 }
42
gpio2_set(struct gpio_chip * chip,unsigned offset,int value)43 static void gpio2_set(struct gpio_chip *chip, unsigned offset, int value)
44 {
45 alchemy_gpio2_set_value(offset + ALCHEMY_GPIO2_BASE, value);
46 }
47
gpio2_direction_input(struct gpio_chip * chip,unsigned offset)48 static int gpio2_direction_input(struct gpio_chip *chip, unsigned offset)
49 {
50 return alchemy_gpio2_direction_input(offset + ALCHEMY_GPIO2_BASE);
51 }
52
gpio2_direction_output(struct gpio_chip * chip,unsigned offset,int value)53 static int gpio2_direction_output(struct gpio_chip *chip, unsigned offset,
54 int value)
55 {
56 return alchemy_gpio2_direction_output(offset + ALCHEMY_GPIO2_BASE,
57 value);
58 }
59
gpio2_to_irq(struct gpio_chip * chip,unsigned offset)60 static int gpio2_to_irq(struct gpio_chip *chip, unsigned offset)
61 {
62 return alchemy_gpio2_to_irq(offset + ALCHEMY_GPIO2_BASE);
63 }
64
65
gpio1_get(struct gpio_chip * chip,unsigned offset)66 static int gpio1_get(struct gpio_chip *chip, unsigned offset)
67 {
68 return !!alchemy_gpio1_get_value(offset + ALCHEMY_GPIO1_BASE);
69 }
70
gpio1_set(struct gpio_chip * chip,unsigned offset,int value)71 static void gpio1_set(struct gpio_chip *chip,
72 unsigned offset, int value)
73 {
74 alchemy_gpio1_set_value(offset + ALCHEMY_GPIO1_BASE, value);
75 }
76
gpio1_direction_input(struct gpio_chip * chip,unsigned offset)77 static int gpio1_direction_input(struct gpio_chip *chip, unsigned offset)
78 {
79 return alchemy_gpio1_direction_input(offset + ALCHEMY_GPIO1_BASE);
80 }
81
gpio1_direction_output(struct gpio_chip * chip,unsigned offset,int value)82 static int gpio1_direction_output(struct gpio_chip *chip,
83 unsigned offset, int value)
84 {
85 return alchemy_gpio1_direction_output(offset + ALCHEMY_GPIO1_BASE,
86 value);
87 }
88
gpio1_to_irq(struct gpio_chip * chip,unsigned offset)89 static int gpio1_to_irq(struct gpio_chip *chip, unsigned offset)
90 {
91 return alchemy_gpio1_to_irq(offset + ALCHEMY_GPIO1_BASE);
92 }
93
94 struct gpio_chip alchemy_gpio_chip[] = {
95 [0] = {
96 .label = "alchemy-gpio1",
97 .direction_input = gpio1_direction_input,
98 .direction_output = gpio1_direction_output,
99 .get = gpio1_get,
100 .set = gpio1_set,
101 .to_irq = gpio1_to_irq,
102 .base = ALCHEMY_GPIO1_BASE,
103 .ngpio = ALCHEMY_GPIO1_NUM,
104 },
105 [1] = {
106 .label = "alchemy-gpio2",
107 .direction_input = gpio2_direction_input,
108 .direction_output = gpio2_direction_output,
109 .get = gpio2_get,
110 .set = gpio2_set,
111 .to_irq = gpio2_to_irq,
112 .base = ALCHEMY_GPIO2_BASE,
113 .ngpio = ALCHEMY_GPIO2_NUM,
114 },
115 };
116
alchemy_gpic_get(struct gpio_chip * chip,unsigned int off)117 static int alchemy_gpic_get(struct gpio_chip *chip, unsigned int off)
118 {
119 return !!au1300_gpio_get_value(off + AU1300_GPIO_BASE);
120 }
121
alchemy_gpic_set(struct gpio_chip * chip,unsigned int off,int v)122 static int alchemy_gpic_set(struct gpio_chip *chip, unsigned int off, int v)
123 {
124 au1300_gpio_set_value(off + AU1300_GPIO_BASE, v);
125
126 return 0;
127 }
128
alchemy_gpic_dir_input(struct gpio_chip * chip,unsigned int off)129 static int alchemy_gpic_dir_input(struct gpio_chip *chip, unsigned int off)
130 {
131 return au1300_gpio_direction_input(off + AU1300_GPIO_BASE);
132 }
133
alchemy_gpic_dir_output(struct gpio_chip * chip,unsigned int off,int v)134 static int alchemy_gpic_dir_output(struct gpio_chip *chip, unsigned int off,
135 int v)
136 {
137 return au1300_gpio_direction_output(off + AU1300_GPIO_BASE, v);
138 }
139
alchemy_gpic_gpio_to_irq(struct gpio_chip * chip,unsigned int off)140 static int alchemy_gpic_gpio_to_irq(struct gpio_chip *chip, unsigned int off)
141 {
142 return au1300_gpio_to_irq(off + AU1300_GPIO_BASE);
143 }
144
145 static struct gpio_chip au1300_gpiochip = {
146 .label = "alchemy-gpic",
147 .direction_input = alchemy_gpic_dir_input,
148 .direction_output = alchemy_gpic_dir_output,
149 .get = alchemy_gpic_get,
150 .set_rv = alchemy_gpic_set,
151 .to_irq = alchemy_gpic_gpio_to_irq,
152 .base = AU1300_GPIO_BASE,
153 .ngpio = AU1300_GPIO_NUM,
154 };
155
alchemy_gpiochip_init(void)156 static int __init alchemy_gpiochip_init(void)
157 {
158 int ret = 0;
159
160 switch (alchemy_get_cputype()) {
161 case ALCHEMY_CPU_AU1000:
162 ret = gpiochip_add_data(&alchemy_gpio_chip[0], NULL);
163 break;
164 case ALCHEMY_CPU_AU1500...ALCHEMY_CPU_AU1200:
165 ret = gpiochip_add_data(&alchemy_gpio_chip[0], NULL);
166 ret |= gpiochip_add_data(&alchemy_gpio_chip[1], NULL);
167 break;
168 case ALCHEMY_CPU_AU1300:
169 ret = gpiochip_add_data(&au1300_gpiochip, NULL);
170 break;
171 }
172 return ret;
173 }
174 arch_initcall(alchemy_gpiochip_init);
175