1/* 2 * BSD LICENSE 3 * 4 * Copyright (c) 2015 Broadcom. All rights reserved. 5 * 6 * Redistribution and use in source and binary forms, with or without 7 * modification, are permitted provided that the following conditions 8 * are met: 9 * 10 * * Redistributions of source code must retain the above copyright 11 * notice, this list of conditions and the following disclaimer. 12 * * Redistributions in binary form must reproduce the above copyright 13 * notice, this list of conditions and the following disclaimer in 14 * the documentation and/or other materials provided with the 15 * distribution. 16 * * Neither the name of Broadcom Corporation nor the names of its 17 * contributors may be used to endorse or promote products derived 18 * from this software without specific prior written permission. 19 * 20 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 21 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 22 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 23 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 24 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 25 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 26 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 27 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 28 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 29 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 30 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 31 */ 32 33/memreserve/ 0x81000000 0x00200000; 34 35#include <dt-bindings/interrupt-controller/arm-gic.h> 36#include <dt-bindings/clock/bcm-ns2.h> 37 38/ { 39 compatible = "brcm,ns2"; 40 interrupt-parent = <&gic>; 41 #address-cells = <2>; 42 #size-cells = <2>; 43 44 cpus { 45 #address-cells = <2>; 46 #size-cells = <0>; 47 48 A57_0: cpu@0 { 49 device_type = "cpu"; 50 compatible = "arm,cortex-a57"; 51 reg = <0 0>; 52 enable-method = "psci"; 53 next-level-cache = <&CLUSTER0_L2>; 54 }; 55 56 A57_1: cpu@1 { 57 device_type = "cpu"; 58 compatible = "arm,cortex-a57"; 59 reg = <0 1>; 60 enable-method = "psci"; 61 next-level-cache = <&CLUSTER0_L2>; 62 }; 63 64 A57_2: cpu@2 { 65 device_type = "cpu"; 66 compatible = "arm,cortex-a57"; 67 reg = <0 2>; 68 enable-method = "psci"; 69 next-level-cache = <&CLUSTER0_L2>; 70 }; 71 72 A57_3: cpu@3 { 73 device_type = "cpu"; 74 compatible = "arm,cortex-a57"; 75 reg = <0 3>; 76 enable-method = "psci"; 77 next-level-cache = <&CLUSTER0_L2>; 78 }; 79 80 CLUSTER0_L2: l2-cache@0 { 81 compatible = "cache"; 82 cache-level = <2>; 83 cache-unified; 84 }; 85 }; 86 87 psci { 88 compatible = "arm,psci-1.0"; 89 method = "smc"; 90 }; 91 92 timer { 93 compatible = "arm,armv8-timer"; 94 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(0xff) | 95 IRQ_TYPE_LEVEL_LOW)>, 96 <GIC_PPI 14 (GIC_CPU_MASK_RAW(0xff) | 97 IRQ_TYPE_LEVEL_LOW)>, 98 <GIC_PPI 11 (GIC_CPU_MASK_RAW(0xff) | 99 IRQ_TYPE_LEVEL_LOW)>, 100 <GIC_PPI 10 (GIC_CPU_MASK_RAW(0xff) | 101 IRQ_TYPE_LEVEL_LOW)>; 102 }; 103 104 pmu { 105 compatible = "arm,cortex-a57-pmu"; 106 interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>, 107 <GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>, 108 <GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>, 109 <GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>; 110 interrupt-affinity = <&A57_0>, 111 <&A57_1>, 112 <&A57_2>, 113 <&A57_3>; 114 }; 115 116 pcie0: pcie@20020000 { 117 compatible = "brcm,iproc-pcie"; 118 reg = <0 0x20020000 0 0x1000>; 119 dma-coherent; 120 121 #interrupt-cells = <1>; 122 interrupt-map-mask = <0 0 0 0>; 123 interrupt-map = <0 0 0 0 &gic 0 GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH>; 124 125 linux,pci-domain = <0>; 126 127 bus-range = <0x00 0xff>; 128 129 #address-cells = <3>; 130 #size-cells = <2>; 131 device_type = "pci"; 132 ranges = <0x83000000 0 0x00000000 0 0x00000000 0 0x20000000>; 133 134 brcm,pcie-ob; 135 brcm,pcie-ob-oarr-size; 136 brcm,pcie-ob-axi-offset = <0x00000000>; 137 138 status = "disabled"; 139 140 phys = <&pci_phy0>; 141 phy-names = "pcie-phy"; 142 143 msi-parent = <&v2m0>; 144 }; 145 146 pcie4: pcie@50020000 { 147 compatible = "brcm,iproc-pcie"; 148 reg = <0 0x50020000 0 0x1000>; 149 dma-coherent; 150 151 #interrupt-cells = <1>; 152 interrupt-map-mask = <0 0 0 0>; 153 interrupt-map = <0 0 0 0 &gic 0 GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH>; 154 155 linux,pci-domain = <4>; 156 157 bus-range = <0x00 0xff>; 158 159 #address-cells = <3>; 160 #size-cells = <2>; 161 device_type = "pci"; 162 ranges = <0x83000000 0 0x00000000 0 0x30000000 0 0x20000000>; 163 164 brcm,pcie-ob; 165 brcm,pcie-ob-oarr-size; 166 brcm,pcie-ob-axi-offset = <0x30000000>; 167 168 status = "disabled"; 169 170 phys = <&pci_phy1>; 171 phy-names = "pcie-phy"; 172 173 msi-parent = <&v2m0>; 174 }; 175 176 pcie8: pcie@60c00000 { 177 compatible = "brcm,iproc-pcie-paxc"; 178 reg = <0 0x60c00000 0 0x1000>; 179 dma-coherent; 180 linux,pci-domain = <8>; 181 182 bus-range = <0x0 0x1>; 183 184 #address-cells = <3>; 185 #size-cells = <2>; 186 device_type = "pci"; 187 ranges = <0x83000000 0 0x00000000 0 0x60000000 0 0x00c00000>; 188 189 status = "disabled"; 190 191 msi-parent = <&v2m0>; 192 }; 193 194 soc: soc { 195 compatible = "simple-bus"; 196 #address-cells = <1>; 197 #size-cells = <1>; 198 ranges = <0 0 0 0xffffffff>; 199 200 #include "ns2-clock.dtsi" 201 202 enet: ethernet@61000000 { 203 compatible = "brcm,ns2-amac"; 204 reg = <0x61000000 0x1000>, 205 <0x61090000 0x1000>, 206 <0x61030000 0x100>; 207 reg-names = "amac_base", "idm_base", "nicpm_base"; 208 interrupts = <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>; 209 dma-coherent; 210 phy-handle = <&gphy0>; 211 phy-mode = "rgmii"; 212 status = "disabled"; 213 }; 214 215 pdc0: iproc-pdc0@612c0000 { 216 compatible = "brcm,iproc-pdc-mbox"; 217 reg = <0x612c0000 0x445>; /* PDC FS0 regs */ 218 interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>; 219 #mbox-cells = <1>; 220 dma-coherent; 221 brcm,rx-status-len = <32>; 222 brcm,use-bcm-hdr; 223 }; 224 225 crypto0: crypto@612d0000 { 226 compatible = "brcm,spum-crypto"; 227 reg = <0x612d0000 0x900>; 228 mboxes = <&pdc0 0>; 229 }; 230 231 pdc1: iproc-pdc1@612e0000 { 232 compatible = "brcm,iproc-pdc-mbox"; 233 reg = <0x612e0000 0x445>; /* PDC FS1 regs */ 234 interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>; 235 #mbox-cells = <1>; 236 dma-coherent; 237 brcm,rx-status-len = <32>; 238 brcm,use-bcm-hdr; 239 }; 240 241 crypto1: crypto@612f0000 { 242 compatible = "brcm,spum-crypto"; 243 reg = <0x612f0000 0x900>; 244 mboxes = <&pdc1 0>; 245 }; 246 247 pdc2: iproc-pdc2@61300000 { 248 compatible = "brcm,iproc-pdc-mbox"; 249 reg = <0x61300000 0x445>; /* PDC FS2 regs */ 250 interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>; 251 #mbox-cells = <1>; 252 dma-coherent; 253 brcm,rx-status-len = <32>; 254 brcm,use-bcm-hdr; 255 }; 256 257 crypto2: crypto@61310000 { 258 compatible = "brcm,spum-crypto"; 259 reg = <0x61310000 0x900>; 260 mboxes = <&pdc2 0>; 261 }; 262 263 pdc3: iproc-pdc3@61320000 { 264 compatible = "brcm,iproc-pdc-mbox"; 265 reg = <0x61320000 0x445>; /* PDC FS3 regs */ 266 interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>; 267 #mbox-cells = <1>; 268 dma-coherent; 269 brcm,rx-status-len = <32>; 270 brcm,use-bcm-hdr; 271 }; 272 273 crypto3: crypto@61330000 { 274 compatible = "brcm,spum-crypto"; 275 reg = <0x61330000 0x900>; 276 mboxes = <&pdc3 0>; 277 }; 278 279 dma0: dma-controller@61360000 { 280 compatible = "arm,pl330", "arm,primecell"; 281 reg = <0x61360000 0x1000>; 282 interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>, 283 <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>, 284 <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>, 285 <GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH>, 286 <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>, 287 <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH>, 288 <GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>, 289 <GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>, 290 <GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH>; 291 #dma-cells = <1>; 292 clocks = <&iprocslow>; 293 clock-names = "apb_pclk"; 294 }; 295 296 smmu: iommu@64000000 { 297 compatible = "arm,mmu-500"; 298 reg = <0x64000000 0x40000>; 299 #global-interrupts = <2>; 300 interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>, 301 <GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH>, 302 <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>, 303 <GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>, 304 <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH>, 305 <GIC_SPI 234 IRQ_TYPE_LEVEL_HIGH>, 306 <GIC_SPI 235 IRQ_TYPE_LEVEL_HIGH>, 307 <GIC_SPI 236 IRQ_TYPE_LEVEL_HIGH>, 308 <GIC_SPI 237 IRQ_TYPE_LEVEL_HIGH>, 309 <GIC_SPI 238 IRQ_TYPE_LEVEL_HIGH>, 310 <GIC_SPI 239 IRQ_TYPE_LEVEL_HIGH>, 311 <GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH>, 312 <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>, 313 <GIC_SPI 242 IRQ_TYPE_LEVEL_HIGH>, 314 <GIC_SPI 243 IRQ_TYPE_LEVEL_HIGH>, 315 <GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH>, 316 <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>, 317 <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>, 318 <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>, 319 <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>, 320 <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>, 321 <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH>, 322 <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH>, 323 <GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH>, 324 <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>, 325 <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>, 326 <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>, 327 <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>, 328 <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH>, 329 <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH>, 330 <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>, 331 <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>, 332 <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH>, 333 <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>; 334 #iommu-cells = <1>; 335 }; 336 337 pinctrl: pinctrl@6501d130 { 338 compatible = "brcm,ns2-pinmux"; 339 reg = <0x6501d130 0x08>, 340 <0x660a0028 0x04>, 341 <0x660009b0 0x40>; 342 }; 343 344 gpio_aon: gpio@65024800 { 345 compatible = "brcm,iproc-gpio"; 346 reg = <0x65024800 0x50>, 347 <0x65024008 0x18>; 348 ngpios = <6>; 349 #gpio-cells = <2>; 350 gpio-controller; 351 }; 352 353 gic: interrupt-controller@65210000 { 354 compatible = "arm,gic-400"; 355 #interrupt-cells = <3>; 356 interrupt-controller; 357 reg = <0x65210000 0x1000>, 358 <0x65220000 0x1000>, 359 <0x65240000 0x2000>, 360 <0x65260000 0x1000>; 361 interrupts = <GIC_PPI 9 (GIC_CPU_MASK_RAW(0xf) | 362 IRQ_TYPE_LEVEL_HIGH)>; 363 364 #address-cells = <1>; 365 #size-cells = <1>; 366 ranges = <0 0x652e0000 0x80000>; 367 368 v2m0: v2m@0 { 369 compatible = "arm,gic-v2m-frame"; 370 msi-controller; 371 reg = <0x00000 0x1000>; 372 arm,msi-base-spi = <72>; 373 arm,msi-num-spis = <16>; 374 }; 375 376 v2m1: v2m@10000 { 377 compatible = "arm,gic-v2m-frame"; 378 msi-controller; 379 reg = <0x10000 0x1000>; 380 arm,msi-base-spi = <88>; 381 arm,msi-num-spis = <16>; 382 }; 383 384 v2m2: v2m@20000 { 385 compatible = "arm,gic-v2m-frame"; 386 msi-controller; 387 reg = <0x20000 0x1000>; 388 arm,msi-base-spi = <104>; 389 arm,msi-num-spis = <16>; 390 }; 391 392 v2m3: v2m@30000 { 393 compatible = "arm,gic-v2m-frame"; 394 msi-controller; 395 reg = <0x30000 0x1000>; 396 arm,msi-base-spi = <120>; 397 arm,msi-num-spis = <16>; 398 }; 399 400 v2m4: v2m@40000 { 401 compatible = "arm,gic-v2m-frame"; 402 msi-controller; 403 reg = <0x40000 0x1000>; 404 arm,msi-base-spi = <136>; 405 arm,msi-num-spis = <16>; 406 }; 407 408 v2m5: v2m@50000 { 409 compatible = "arm,gic-v2m-frame"; 410 msi-controller; 411 reg = <0x50000 0x1000>; 412 arm,msi-base-spi = <152>; 413 arm,msi-num-spis = <16>; 414 }; 415 416 v2m6: v2m@60000 { 417 compatible = "arm,gic-v2m-frame"; 418 msi-controller; 419 reg = <0x60000 0x1000>; 420 arm,msi-base-spi = <168>; 421 arm,msi-num-spis = <16>; 422 }; 423 424 v2m7: v2m@70000 { 425 compatible = "arm,gic-v2m-frame"; 426 msi-controller; 427 reg = <0x70000 0x1000>; 428 arm,msi-base-spi = <184>; 429 arm,msi-num-spis = <16>; 430 }; 431 }; 432 433 cci@65590000 { 434 compatible = "arm,cci-400"; 435 #address-cells = <1>; 436 #size-cells = <1>; 437 reg = <0x65590000 0x1000>; 438 ranges = <0 0x65590000 0x10000>; 439 440 pmu@9000 { 441 compatible = "arm,cci-400-pmu,r1", 442 "arm,cci-400-pmu"; 443 reg = <0x9000 0x4000>; 444 interrupts = <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>, 445 <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>, 446 <GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH>, 447 <GIC_SPI 347 IRQ_TYPE_LEVEL_HIGH>, 448 <GIC_SPI 348 IRQ_TYPE_LEVEL_HIGH>, 449 <GIC_SPI 349 IRQ_TYPE_LEVEL_HIGH>; 450 }; 451 }; 452 453 usbdrd_phy: phy@66000960 { 454 #phy-cells = <0>; 455 compatible = "brcm,ns2-drd-phy"; 456 reg = <0x66000960 0x24>, 457 <0x67012800 0x4>, 458 <0x6501d148 0x4>, 459 <0x664d0700 0x4>; 460 reg-names = "icfg", "rst-ctrl", 461 "crmu-ctrl", "usb2-strap"; 462 id-gpios = <&gpio_g 30 0>; 463 vbus-gpios = <&gpio_g 31 0>; 464 status = "disabled"; 465 }; 466 467 pwm: pwm@66010000 { 468 compatible = "brcm,iproc-pwm"; 469 reg = <0x66010000 0x28>; 470 clocks = <&osc>; 471 #pwm-cells = <3>; 472 status = "disabled"; 473 }; 474 475 mdio_mux_iproc: mdio-mux@66020000 { 476 compatible = "brcm,mdio-mux-iproc"; 477 reg = <0x66020000 0x250>; 478 #address-cells = <1>; 479 #size-cells = <0>; 480 481 mdio@0 { 482 reg = <0x0>; 483 #address-cells = <1>; 484 #size-cells = <0>; 485 486 pci_phy0: pci-phy@0 { 487 compatible = "brcm,ns2-pcie-phy"; 488 reg = <0x0>; 489 #phy-cells = <0>; 490 status = "disabled"; 491 }; 492 }; 493 494 mdio@7 { 495 reg = <0x7>; 496 #address-cells = <1>; 497 #size-cells = <0>; 498 499 pci_phy1: pci-phy@0 { 500 compatible = "brcm,ns2-pcie-phy"; 501 reg = <0x0>; 502 #phy-cells = <0>; 503 status = "disabled"; 504 }; 505 }; 506 507 mdio@10 { 508 reg = <0x10>; 509 #address-cells = <1>; 510 #size-cells = <0>; 511 }; 512 }; 513 514 timer0: timer@66030000 { 515 compatible = "arm,sp804", "arm,primecell"; 516 reg = <0x66030000 0x1000>; 517 interrupts = <GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH>; 518 clocks = <&iprocslow>, 519 <&iprocslow>, 520 <&iprocslow>; 521 clock-names = "timer1", "timer2", "apb_pclk"; 522 }; 523 524 timer1: timer@66040000 { 525 compatible = "arm,sp804", "arm,primecell"; 526 reg = <0x66040000 0x1000>; 527 interrupts = <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>; 528 clocks = <&iprocslow>, 529 <&iprocslow>, 530 <&iprocslow>; 531 clock-names = "timer1", "timer2", "apb_pclk"; 532 }; 533 534 timer2: timer@66050000 { 535 compatible = "arm,sp804", "arm,primecell"; 536 reg = <0x66050000 0x1000>; 537 interrupts = <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>; 538 clocks = <&iprocslow>, 539 <&iprocslow>, 540 <&iprocslow>; 541 clock-names = "timer1", "timer2", "apb_pclk"; 542 }; 543 544 timer3: timer@66060000 { 545 compatible = "arm,sp804", "arm,primecell"; 546 reg = <0x66060000 0x1000>; 547 interrupts = <GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH>; 548 clocks = <&iprocslow>, 549 <&iprocslow>, 550 <&iprocslow>; 551 clock-names = "timer1", "timer2", "apb_pclk"; 552 }; 553 554 i2c0: i2c@66080000 { 555 compatible = "brcm,iproc-i2c"; 556 reg = <0x66080000 0x100>; 557 #address-cells = <1>; 558 #size-cells = <0>; 559 interrupts = <GIC_SPI 394 IRQ_TYPE_LEVEL_HIGH>; 560 clock-frequency = <100000>; 561 status = "disabled"; 562 }; 563 564 wdt0: watchdog@66090000 { 565 compatible = "arm,sp805", "arm,primecell"; 566 reg = <0x66090000 0x1000>; 567 interrupts = <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>; 568 clocks = <&iprocslow>, <&iprocslow>; 569 clock-names = "wdog_clk", "apb_pclk"; 570 }; 571 572 gpio_g: gpio@660a0000 { 573 compatible = "brcm,iproc-gpio"; 574 reg = <0x660a0000 0x50>; 575 ngpios = <32>; 576 #gpio-cells = <2>; 577 gpio-controller; 578 interrupt-controller; 579 #interrupt-cells = <2>; 580 interrupts = <GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH>; 581 }; 582 583 i2c1: i2c@660b0000 { 584 compatible = "brcm,iproc-i2c"; 585 reg = <0x660b0000 0x100>; 586 #address-cells = <1>; 587 #size-cells = <0>; 588 interrupts = <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH>; 589 clock-frequency = <100000>; 590 status = "disabled"; 591 }; 592 593 uart0: serial@66100000 { 594 compatible = "snps,dw-apb-uart"; 595 reg = <0x66100000 0x100>; 596 interrupts = <GIC_SPI 390 IRQ_TYPE_LEVEL_HIGH>; 597 clocks = <&iprocslow>; 598 reg-shift = <2>; 599 reg-io-width = <4>; 600 status = "disabled"; 601 }; 602 603 uart1: serial@66110000 { 604 compatible = "snps,dw-apb-uart"; 605 reg = <0x66110000 0x100>; 606 interrupts = <GIC_SPI 391 IRQ_TYPE_LEVEL_HIGH>; 607 clocks = <&iprocslow>; 608 reg-shift = <2>; 609 reg-io-width = <4>; 610 status = "disabled"; 611 }; 612 613 uart2: serial@66120000 { 614 compatible = "snps,dw-apb-uart"; 615 reg = <0x66120000 0x100>; 616 interrupts = <GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH>; 617 clocks = <&iprocslow>; 618 reg-shift = <2>; 619 reg-io-width = <4>; 620 status = "disabled"; 621 }; 622 623 uart3: serial@66130000 { 624 compatible = "snps,dw-apb-uart"; 625 reg = <0x66130000 0x100>; 626 interrupts = <GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH>; 627 reg-shift = <2>; 628 reg-io-width = <4>; 629 clocks = <&osc>; 630 status = "disabled"; 631 }; 632 633 ssp0: spi@66180000 { 634 compatible = "arm,pl022", "arm,primecell"; 635 reg = <0x66180000 0x1000>; 636 interrupts = <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>; 637 clocks = <&iprocslow>, <&iprocslow>; 638 clock-names = "sspclk", "apb_pclk"; 639 #address-cells = <1>; 640 #size-cells = <0>; 641 status = "disabled"; 642 }; 643 644 ssp1: spi@66190000 { 645 compatible = "arm,pl022", "arm,primecell"; 646 reg = <0x66190000 0x1000>; 647 interrupts = <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH>; 648 clocks = <&iprocslow>, <&iprocslow>; 649 clock-names = "sspclk", "apb_pclk"; 650 #address-cells = <1>; 651 #size-cells = <0>; 652 status = "disabled"; 653 }; 654 655 hwrng: hwrng@66220000 { 656 compatible = "brcm,iproc-rng200"; 657 reg = <0x66220000 0x28>; 658 }; 659 660 sata_phy: sata_phy@663f0100 { 661 compatible = "brcm,iproc-ns2-sata-phy"; 662 reg = <0x663f0100 0x1f00>, 663 <0x663f004c 0x10>; 664 reg-names = "phy", "phy-ctrl"; 665 #address-cells = <1>; 666 #size-cells = <0>; 667 668 sata_phy0: sata-phy@0 { 669 reg = <0>; 670 #phy-cells = <0>; 671 status = "disabled"; 672 }; 673 674 sata_phy1: sata-phy@1 { 675 reg = <1>; 676 #phy-cells = <0>; 677 status = "disabled"; 678 }; 679 }; 680 681 sata: sata@663f2000 { 682 compatible = "brcm,iproc-ahci", "generic-ahci"; 683 reg = <0x663f2000 0x1000>; 684 dma-coherent; 685 reg-names = "ahci"; 686 interrupts = <GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH>; 687 #address-cells = <1>; 688 #size-cells = <0>; 689 status = "disabled"; 690 691 sata0: sata-port@0 { 692 reg = <0>; 693 phys = <&sata_phy0>; 694 phy-names = "sata-phy"; 695 }; 696 697 sata1: sata-port@1 { 698 reg = <1>; 699 phys = <&sata_phy1>; 700 phy-names = "sata-phy"; 701 }; 702 }; 703 704 sdio0: sdhci@66420000 { 705 compatible = "brcm,sdhci-iproc-cygnus"; 706 reg = <0x66420000 0x100>; 707 interrupts = <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>; 708 dma-coherent; 709 bus-width = <8>; 710 clocks = <&genpll_sw BCM_NS2_GENPLL_SW_SDIO_CLK>; 711 status = "disabled"; 712 }; 713 714 sdio1: sdhci@66430000 { 715 compatible = "brcm,sdhci-iproc-cygnus"; 716 reg = <0x66430000 0x100>; 717 interrupts = <GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH>; 718 dma-coherent; 719 bus-width = <8>; 720 clocks = <&genpll_sw BCM_NS2_GENPLL_SW_SDIO_CLK>; 721 status = "disabled"; 722 }; 723 724 nand: nand@66460000 { 725 compatible = "brcm,nand-iproc", "brcm,brcmnand-v6.1"; 726 reg = <0x66460000 0x600>, 727 <0x67015408 0x600>, 728 <0x66460f00 0x20>; 729 reg-names = "nand", "iproc-idm", "iproc-ext"; 730 interrupts = <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH>; 731 732 #address-cells = <1>; 733 #size-cells = <0>; 734 735 brcm,nand-has-wp; 736 }; 737 738 qspi: spi@66470200 { 739 compatible = "brcm,spi-ns2-qspi", "brcm,spi-bcm-qspi"; 740 reg = <0x66470200 0x184>, 741 <0x66470000 0x124>, 742 <0x67017408 0x004>, 743 <0x664703a0 0x01c>; 744 reg-names = "mspi", "bspi", "intr_regs", 745 "intr_status_reg"; 746 interrupts = <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH>; 747 interrupt-names = "spi_l1_intr"; 748 clocks = <&iprocmed>; 749 clock-names = "iprocmed"; 750 num-cs = <2>; 751 #address-cells = <1>; 752 #size-cells = <0>; 753 }; 754 755 }; 756}; 757