Home
last modified time | relevance | path

Searched defs:_pcwbits (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/clk/mediatek/
H A Dclk-mt7986-apmixed.c22 #define PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
35 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument
H A Dclk-mt7981-apmixed.c24 #define PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
37 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument
H A Dclk-mt8188-apmixedsys.c32 _rst_bar_mask, _pcwbits, _pd_reg, _pd_shift, \ argument
H A Dclk-mt6735-apmixedsys.c49 _tuner_en_bit, _pcw_reg, _pcwbits, _flags) { \ argument
H A Dclk-mt6765.c670 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
694 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
H A Dclk-mt8195-apmixedsys.c33 _rst_bar_mask, _pcwbits, _pd_reg, _pd_shift, \ argument
H A Dclk-mt2701.c920 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument
H A Dclk-mt8196-vlpckgen.c145 _pcw_reg, _pcw_shift, _pcwbits, \ argument